datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AR1010T-I/SO View Datasheet(PDF) - Microchip Technology

Part Name
Description
MFG CO.
AR1010T-I/SO
Microchip
Microchip Technology 
AR1010T-I/SO Datasheet PDF : 70 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
AR1000 SERIES RESISTIVE TOUCH SCREEN CONTROLLER
4.0 I2CTM COMMUNICATIONS
The AR1021 is an I2C slave device with a 7-bit address
of 0x4D, supporting up to 400 kHz bit rate.
A master (host) device interfaces with the AR1021.
4.1 I2C Hardware Interface
A summary of the hardware interface pins is shown
below in Table 4-1.
TABLE 4-1: I2C HARDWARE INTERFACE
AR1021 Pin
M1
SCL
SDA
SDO
Description
Connect to VSS to select I2C™ communications
Serial Clock to master I2C
Serial Data to master I2C
Data ready interrupt output to master
M1 Pin
• The M1 pin must be connected to VSS to config-
ure the AR1021 for I2C communications.
SCL Pin
• The SCL (Serial Clock) pin is electrically
open-drain and requires a pull-up resistor, typi-
cally 2.2 Kto 10 K, from SCL to VDD.
• SCL Idle state is high.
SDA Pin
• The SDA (Serial Data) pin is electrically
open-drain and requires a pull-up resistor, typi-
cally 2.2Kto 10K, from SDA to VDD.
• SDA Idle state is high.
• Master write data is latched in on SCL rising
edges.
• Master read data is latched out on SCL falling
edges to ensure it is valid during the subsequent
SCL high time.
SDO Pin
• The SDO pin is a driven output interrupt to the
master.
• SDO Idle state is low.
• SDO will be asserted high when the AR1021 has
data ready (touch report or command response)
for the master to read.
2009-2012 Microchip Technology Inc.
Preliminary
DS41393B-page 17

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]