Z80C3010PSC/PEC View Datasheet(PDF) - Zilog

Part Name

Description

MFG CO.

Z80C3010PSC/PEC

CMOS SCC Serial Communications Controller

Zilog 

=&=& &026 6&&

6HULDO &RPPXQLFDWLRQV &RQWUROOHU



Internal Data Bus

CPU/I/O

I/O Data buffer

BRG

Input

Upper Byte (WR13) Lower Byte (WR12)

Time Constant

Time Constant

16-Bit Down Counter

DIV 2

Status FIFO

10 X 19 Frame

Rec. Error FIFO

3 Byte Deep

Rec. Error FIFO

3 Byte Deep

BRG

Output

14-Bit Counter

Hunt Mode (BISYNC)

Rec. Error Logic

DPLL

IN

DPLL

DPLL

OUT

Internal TXD

SYNC Register

& Zero Delete

3-Bit

Receive Shift

Register

RXD

1-Bit

MUX

NRZI Decode

MUX

To Transmit Section

SDLC-CRC

CRC Delay

Register (8 bits)

CRC

Checker

SYNC

CRC

CRC Result

)LJXUH  6&& 5HFHLYH 'DWD 3DWK

,2 ,QWHUIDFH &DSDELOLWLHV

6\VWHP FRPPXQLFDWLRQ WR DQG IURP WKH 6&& LV SHUIRUPHG WKURXJK

WKH 6&&¶V UHJLVWHU VHW 7KHUH DUH VL[WHHQ ZULWH UHJLVWHUV DQG HLJKW

UHDG UHJLVWHUV 7DEOHV  DQG  OLVW DOO 6&& UHJLVWHUV DQG SURYLGH D

EULHI GHVFULSWLRQ RI WKHLU IXQFWLRQV

)XQFWLRQDO 'HVFULSWLRQ

36

Share Link: