
STM32F030x4 STM32F030x6 STM32F030x8
Electrical characteristics
High
NSS input
CPHA= 0
CPOL=0
CPHA= 0
CPOL=1
Figure 25. SPI timing diagram - master mode
tc(SCK)
CPHA=1
CPOL=0
CPHA=1
CPOL=1
MISO
INP UT
tsu(MI)
MOSI
OUTU T
tw(SCKH)
tw(SCKL)
MS BIN
th(MI)
M SB OUT
tv(MO)
BI T6 IN
B I T1 OUT
th(MO)
1. Measurement points are done at CMOS levels: 0.3VDD and 0.7VDD.
tr(SCK)
tf(SCK)
LSB IN
LSB OUT
ai14136
DocID024849 Rev 1
73/88
73