datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ST7FMC2N6B6(2004) View Datasheet(PDF) - STMicroelectronics

Part Name
Description
MFG CO.
ST7FMC2N6B6 Datasheet PDF : 294 Pages
First Prev 161 162 163 164 165 166 167 168 169 170 Next Last
ST7MC1/ST7MC2
MOTOR CONTROLLER (Contd)
9.6.6.13 Encoder Mode (IS[1:0] = 11)
Figure 88 shows the signals delivered by a stand-
ard digital incremental encoder and associated in-
formation:
Two 90° phased square signals with variable
frequency proportional to the speed; they
must be connected to MCIA and MCIB input
pins,
Clock derived from incoming signal edges,
Direction information determined by the rela-
tive phase shift of input signals ( + or -90°).
The Incremental Encoder Interface block aims at
extracting these signals. As input logic is both ris-
ing and falling edge sensitive (independently from
TES[1:0] bits setting), resulting clock frequency is
four times the one of the input signals, thus in-
creasing resolution for measurements.
It may be noticed that Direction bit (EDIR bit in
MCRC register) is read only and that it doesnt af-
fect counting direction of clocked timer (cf Section
). As a result, one cannot extract position informa-
tion from encoder inputs during speed reversal.
Figure 87. Tacho Capture events configured by the TES[1:0] bits
Tacho
input
TES[1:0]=11
Tacho
Capture
TES[1:0]=01
TES[1:0]=10
Figure 88. Incremental Encoder output signals and derived information
MCIA
Encoder
inputs
MCIB
Encoder
Clock
Direction
(EDIR bit)
Sampling of MCIA to determine direction
161/294
1

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]