MT90823AL1 View Datasheet(PDF) - Zarlink Semiconductor Inc

Part Name

Description

MFG CO.

MT90823AL1

3 V Large Digital Switch

Zarlink Semiconductor Inc 

MT90823

Data Sheet

15

14 13 12 11 10

9

8

7

6

5

4

3

2

1

0

LPBK V/C MC CSTo OE SAB3 SAB2 SAB1 SAB0 CAB6 CAB5 CAB4 CAB3 CAB2 CAB1 CAB0

Bit

Name

Description

15

LPBK

Per Channel Loopback. This bit should be use for diagnostic purpose only.

Set this bit to zero for normal operation. When loopback bit is set for all

memory location, the STi n channel m data comes from STo n channel m. For

proper per channel loopback operations, set the delay offset register bits

OFn[2:0] to zero for the streams which are in the loopback mode.

14

V/C

Variable /Constant Throughput Delay. This bit is used to select between

the variable (low) and the constant delay (high) modes on a per-channel

basis.

13

MC

Message Channel. When 1, the contents of the connection memory are

output on the corresponding output channel and stream. Only the lower byte

(bit 7 - bit 0) will be output to the ST-BUS output pins. When 0, the contents of

the connection memory are the data memory address of the switched input

channel and stream.

12

CSTo

Control ST-BUS output. This bit is output on the CSTo pin one channel

early. The CSTo bit for stream 0 is output first.

11

OE

Output Enable. This bit enables the ST-BUS output drivers on a per-channel

basis.

When 1, the output driver functions normally. When 0, the output driver is in a

high-impedance state.

10 - 8,

7

(Note 1)

SAB3-0

Source Stream Address Bits. The binary value is the number of the data

stream for the source of the connection.

6-0

(Note 1)

CAB6-0

Source Channel Address Bits. The binary value is the number of the

channel for the source of the connection.

Note 1: If bit 13 (MC) of the corresponding connection memory location is 1 (device in message mode), then these entire 8 bits

(SAB0, CAB6 - CAB0) are output on the output channel and stream associated with this location.

Table 13 - Connection Memory Bits

Data Rate

CAB Bits Used to Determine the Source Channel of the Connection

2.048 Mb/s

CAB4 to CAB0 (32 channel/input stream)

4.096 Mb/s

CAB5 to CAB0 (64 channel/input stream)

8.192 Mb/s

CAB6 to CAB0 (128 channel/input stream)

Table 14 - CAB Bits Programming for Different Data Rates

22

Zarlink Semiconductor Inc.

Share Link: