Figure 14. FWH/LPC Interface Clock Waveform
M50FLW040A, M50FLW040B
0.6 VCC
0.5 VCC
0.4 VCC
0.3 VCC
0.2 VCC
tHIGH
tCYC
tLOW
0.4 VCC, p-to-p
(minimum)
AI03403
Table 25. FWH/LPC Interface Clock Characteristics
Symbol
Parameter
Test Condition
Value
Unit
tCYC
CLK Cycle Time(1)
Min
30
ns
tHIGH CLK High Time
Min
11
ns
tLOW
CLK Low Time
Min
11
ns
CLK Slew Rate
Min
1
peak to peak
Max
4
V/ns
V/ns
Note: 1. Devices on the PCI Bus must work with any clock frequency between DC and 33MHz. Below 16MHz devices may be guaranteed
by design rather than tested. Refer to PCI Specification.
31/52