M45PE10-VMN6TP View Datasheet(PDF) - STMicroelectronics

Part Name

Description

MFG CO.

M45PE10-VMN6TP

1 Mbit, low voltage, Page-Erasable Serial Flash memory with byte-alterability and a 50 MHz SPI bus interface

STMicroelectronics 

Operating features

M45PE10

4.7

Status Register

The Status Register contains two status bits that can be read by the Read Status Register

(RDSR) instruction. See Section 6.4: Read Status Register (RDSR) for a detailed

description of the Status Register bits.

4.8

Protection modes

The environments where non-volatile memory devices are used can be very noisy. No SPI

device can operate correctly in the presence of excessive noise. To help combat this, the

M45PE10 features the following data protection mechanisms:

● Power On Reset and an internal timer (tPUW) can provide protection against inadvertent

changes while the power supply is outside the operating specification.

● Program, Erase and Write instructions are checked that they consist of a number of

clock pulses that is a multiple of eight, before they are accepted for execution.

● All instructions that modify data must be preceded by a Write Enable (WREN)

instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state

by the following events:

– Power-up

– Reset (RESET) driven Low

– Write Disable (WRDI) instruction completion

– Page Write (PW) instruction completion

– Page Program (PP) instruction completion

– Page Erase (PE) instruction completion

– Sector Erase (SE) instruction completion

● The Hardware Protected mode is entered when Write Protect (W) is driven Low,

causing the first 256 pages of memory to become read-only. When Write Protect (W) is

driven High, the first 256 pages of memory behave like the other pages of memory

● The Reset (Reset) signal can be driven Low to protect the contents of the memory

during any critical time, not just during Power-up and Power-down.

● In addition to the low power consumption feature, the Deep Power-down mode offers

extra software protection from inadvertent Write, Program and Erase instructions while

the device is not in active use.

14/45

Share Link: