datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

M25PE80-VMN6TP View Datasheet(PDF) - Numonyx -> Micron

Part Name
Description
MFG CO.
M25PE80-VMN6TP Datasheet PDF : 66 Pages
First Prev 51 52 53 54 55 56 57 58 59 60 Next Last
DC and AC parameters
M25PE80
Table 22. AC characteristics
Test conditions specified in Table 17 and Table 18
Symbol Alt.
Parameter
Min
Typ
Max Unit
Clock frequency for the following
fC
fC
instructions: FAST_READ, RDLR, PW,
PP, WRLR, PE, SE, DP, RDP, WREN,
D.C.
WRDI, RDSR
50 MHz
fR
tCH(1)
tCL(1)
Clock frequency for read instructions D.C.
tCLH Clock high time
9
tCLL Clock low time
9
Clock slew rate(2) (peak to peak)
0.1
20 MHz
ns
ns
V/ns
tSLCH
tCSS S active setup time (relative to C)
5
ns
tCHSL
S not active hold time (relative to C)
5
ns
tDVCH
tDSU Data in setup time
2
ns
tCHDX
tDH Data in hold time
5
ns
tCHSH
S active hold time (relative to C)
5
ns
tSHCH
S not active setup time (relative to C)
5
ns
tSHSL
tSHQZ(2)
tCSH
tDIS
S deselect time
Output disable time
100
ns
8
ns
tCLQV
tV Clock low to output valid
8
ns
tCLQX
tHO Output hold time
0
ns
tTHSL
Top sector lock setup time
50
ns
tSHTL
Top sector lock hold time
100
tDP(2)
S to deep power-down
tRDP(2)
S high to standby mode
ns
3
µs
30
µs
tPW(3)
Page write cycle time (256 bytes)
Page write cycle time (n bytes)
11
10.1 +
25
ms
n * 0.9/256
tPP(3)
Page program cycle time (256 bytes)
Page program cycle time (n bytes)
1.35
0.45 +
5
ms
n * 0.9/256
tPE
Page erase cycle time
tSE
Sector erase cycle time
tBE
Bulk erase cycle time
10
20
ms
1
5
s
10
60
s
1. tCH + tCL must be greater than or equal to 1/ fC.
2. Value guaranteed by characterization, not 100% tested in production.
3. When using PP and PW instructions to update consecutive bytes, optimized timings are obtained with one
sequence including all the bytes versus several sequences of only a few bytes (1 n 256).
52/66

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]