LTC4212 View Datasheet(PDF) - Linear Technology

Part Name

Description

MFG CO.

LTC4212

Hot Swap Controller with Power-Up Timeout

Linear Technology 

U

OPERATIO

set CTIMER␣ = 10nF and adjust its value accordingly to suit

the specific applications.

Table 1. tTIMER vs CTIMER

CTIMER

0.0033µF

0.0047µF

0.0068µF

0.0082µF

0.01µF

0.015µF

0.022µF

0.033µF

0.047µF

0.068µF

0.082µF

0.1µF

0.15µF

0.22µF

0.33µF

tTIMER

2.0ms

2.9ms

4.2ms

5.1ms

6.2ms

9.3ms

13.6ms

20.4ms

29.0ms

42.0ms

50.7ms

61.8ms

92.7ms

136ms

204ms

Power-Up Timeout Circuit

The power-up timeout circuit has two functions. During

power-up, it trips the circuit breaker if the DC/DC convert-

ers on the board do not power-up and do not enter

regulation on time. After normal power-up, it is configured

to trip the circuit breaker if any of the converters exit

regulation for longer than a programmable delay. Once the

circuit breaker is tripped, the LTC4212 is latched off and

the board is disconnected from the system supply. The ON

pin must be taken low for 120µs to reset the circuit breaker

and then high to reconnect the board to the backplane

supply.

The power-up timeout circuit uses three pins: PGI or

power good input pin, PGT or power good timer pin and

PGF or power good filter pin. It is enabled at the end of the

second system timing cycle, provided that the FAULT pin

is high. Prior to being enabled or if FAULT is low, the PGT

and PGF pins are pulled to GND by internal N-channel

FETs, M5 and M12 respectively. When enabled, the

power-up timeout circuit starts the power good timer,

which generates a time-out period before the PGI pin is

sampled.

LTC4212

Power Good Timer

The timer consists of COMP9, M8-M12, two 5µA current

sources and 0.65V and 0.95V threshold voltages for

COMP9.

The PGI pin is normally connected to the RST output pin

or comparator outputs of an external supply monitor IC or

to the PGOOD pin of a DC/DC converter and drives a

comparator, COMP8 which has a threshold voltage of

1.236V and 28mV of hysterisis. The RST and PGOOD pins

are typically open drain pins and require an external pull-

up resistor. The upper end of the resistor must be con-

nected to a voltage greater than the upper threshold of the

PGI comparator (1.236V).

A capacitor, CPGT, connected from the PGT pin to ground

programs the time-out period generated by the power

good timer according to Equation 3. Table 2 shows the

power good time-out periods for a list of standard capaci-

tor values.

tTIMEOUT = 1.81Ω • CPGT

(3)

Two 5µA current sources are switched in and out to charge

and discharge CPGT between 0.65V and 0.95V for 14

cycles.

Table 2. tTIMEOUT vs CPGT

CPGT

3.3nF

4.7nF

6.8nF

8.2nF

0.01µF

0.022µF

0.033µF

0.047µF

0.068µF

0.082µF

0.1µF

0.22µF

0.33µF

0.47µF

0.68µF

0.82µF

1µF

tTIMEOUT

5.97ms

8.51ms

12.3ms

14.8ms

18.1ms

39.8ms

59.7ms

85.1ms

123ms

148ms

181ms

136ms

398ms

851ms

1230ms

1480ms

1810ms

4212f

11

Share Link: