LTC2202(RevB) View Datasheet(PDF) - Linear Technology
Part Name
Description
MFG CO.
LTC2202 Datasheet PDF : 32 Pages
| |||
LTC2203/LTC2202
APPLICATIO S I FOR ATIO
Internal Dither
The LTC2203/LTC2202 are 16-bit ADCs with very linear
transfer functions; however, at low input levels even
slight imperfections in the transfer function will result in
unwanted tones. Small errors in the transfer function are
usually a result of ADC element mismatches. An optional
internal dither mode can be enabled to randomize the
input’s location on the ADC transfer curve, resulting in
improved SFDR for low signal levels.
As shown in Figure 12, the output of the sample-and-hold
amplifier is summed with the output of a dither DAC. The
dither DAC is driven by a long sequence pseudo-random
number generator; the random number fed to the dither
DAC is also subtracted from the ADC result. If the dither
DAC is precisely calibrated to the ADC, very little of the
dither signal will be seen at the output. The dither signal
that does leak through will appear as white noise. The dither
DAC is calibrated to result in less than 0.5dB elevation in
the noise floor of the ADC, as compared to the noise floor
with dither off.
AIN+
ANALOG
INPUT
AIN–
LTC2203/02
S/H
AMP
16-BIT
PIPELINED
ADC CORE
DIGITAL
SUMMATION
OUTPUT
DRIVERS
CLKOUT+
CLKOUT–
OF
D15
•
•
•
D0
CLOCK/DUTY
CYCLE
CONTROL
PRECISION
DAC
MULTIBIT DEEP
PSEUDO-RANDOM
NUMBER
GENERATOR
22032 F13
CLK
DITH
DITHER ENABLE
HIGH = DITHER ON
LOW = DITHER OFF
Figure 12. Functional Equivalent Block Diagram of
Internal Dither Circuit
Grounding and Bypassing
The LTC2203/LTC2202 require a printed circuit board with a
clean unbroken ground plane; a multilayer board with an
internal ground plane is recommended. The pinout of the
LTC2203/LTC2202 has been optimized for a flowthrough
layout so that the interaction between inputs and digital
outputs is minimized. Layout for the printed circuit board
should ensure that digital and analog signal lines are
separated as much as possible. In particular, care should
be taken not to run any digital track alongside an analog
signal track or underneath the ADC.
High quality ceramic bypass capacitors should be used
at the VDD, VCM, and OVDD pins. Bypass capacitors must
be located as close to the pins as possible. The traces
connecting the pins and bypass capacitors must be kept
short and should be made as wide as possible.
The LTC2203/LTC2202 differential inputs should run
parallel and close to each other. The input traces should
be as short as possible to minimize capacitance and to
minimize noise pickup.
Heat Transfer
Most of the heat generated by the LTC2203/LTC2202 is
transferred from the die through the bottom-side exposed
pad. For good electrical and thermal performance, the
exposed pad must be soldered to a large grounded pad
on the PC board. It is critical that the exposed pad and all
ground pins are connected to a ground plane of sufficient
area with as many vias as possible.
22032fb
26
Share Link: 