
M29W320DT, M29W320DB
Status Register
Table 7. Status Register Bits(1)
Operation
Address
DQ7
DQ6
DQ5 DQ3
DQ2
RB
Program
Program During Erase
Suspend
Program Error
Chip Erase
Any Address
Any Address
Any Address
Any Address
DQ7
Toggle
0
DQ7
Toggle
0
DQ7
Toggle
1
0
Toggle
0
–
–
0
–
–
0
–
–
0
1
Toggle
0
Block Erase before
Erasing Block
0
Toggle
0
timeout
Non-Erasing Block
0
Toggle
0
Block Erase
Erasing Block
0
Toggle
0
Non-Erasing Block
0
Toggle
0
0
Toggle
0
0
No Toggle
0
1
Toggle
0
1
No Toggle
0
Erase Suspend
Erase Error
Erasing Block
1
No Toggle
0
–
Toggle
1
Non-Erasing Block
Data read as normal
1
Good Block Address
0
Toggle
1
1
No Toggle
0
Faulty Block Address
0
Toggle
1
1
Toggle
0
1. Unspecified data bits should be ignored.
Figure 6. Data Polling Flowchart
START
READ DQ5 & DQ7
at VALID ADDRESS
DQ7
=
YES
DATA
NO
NO DQ5
=1
YES
READ DQ7
at VALID ADDRESS
DQ7
=
YES
DATA
NO
FAIL
PASS
AI90194
27/56