CS8406
The channel status block pin (TCBL) may be an input or an output, determined by the state of
the TCBLD pin.
COPY/C
0
0
1
1
ORIG
0
1
0
1
Function
PRO=0, COPY=0, L=0 copyright
PRO=0, COPY=0, L=1 copyright, pre-recorded
PRO=0, COPY=1, L=0 non-copyright
PRO=1
Table 2. Hardware Mode COPY/C and ORIG pin functions
10.2 Serial Audio Port
The serial audio input port data format is selected as shown in Table 3, and may be set to master
or slave by the state of the APMS input pin. The OMCK clock ratio is selected as shown in
Table 4. Table 5 describes the equivalent software mode, bit settings for each of the available for-
mats. Timing diagrams are shown in Figure 7.
SFMT1
0
0
1
1
SFMT0
Function
0 Serial Input Format IF1 - Left Justified
1 Serial Input Format IF2 - I²S
0 Serial Input Format IF3 - Right Justified, 24-bit data
1 Serial Input Format IF4 - Right Justified, 16-bit data
Table 3. Hardware Mode Serial Audio Port Format Selection
HWCK1
0
0
1
1
HWCK0
Function
0 OMCK Frequency is 256*Fs
1 OMCK Frequency is 128*Fs
0 OMCK Frequency is 512*Fs
1 OMCK Frequency is 256*Fs
Table 4. Hardware Mode OMCK Clock Ratio Selection
IF1 - Left Justified
IF2 - I²S
IF3 - Right Justified, 24-bit data
IF4 - Right Justified, 16-bit data
SISF
0
0
0
0
SIRES1/0
00
00
00
10
SIJUST
0
0
1
1
SIDEL
0
1
0
0
SISPOL
0
0
0
0
SILRPOL
0
1
0
0
Table 5. Equivalent Register Settings of Serial Audio Input Formats Available in Hardware Mode
DS580F1
33