CS8406-CS View Datasheet(PDF) - Cirrus Logic
Part Name
Description
MFG CO.
CS8406-CS Datasheet PDF : 43 Pages
| |||
CS8406
the read/write bit (R/W) high. The next falling edge of CCLK will clock out the MSB of the ad-
dressed register (CDOUT will leave the high impedance state). If the MAP auto increment bit is
set to 1, the data for successive registers will appear consecutively.
6.2. I²C Mode
In I²C mode, SDA is a bidirectional data line. Data is clocked into and out of the part by the clock,
SCL. There is no CS pin. Pins AD0, AD1, and AD2 form the three least significant bits of the chip
address and should be connected through a resistor to VL or GND as desired.
The signal timings for a read and write cycle are shown in Figure 10 and Figure 11. A Start con-
dition is defined as a falling transition of SDA while the clock is high. A Stop condition is a rising
transition while the clock is high. All other transitions of SDA occur while the clock is low. The first
byte sent to the CS8406 after a Start condition consists of a 7 bit chip address field and a R/W
bit (high for a read, low for a write). The upper 4 bits of the 7-bit address field are fixed at 0010.
To communicate with a CS8406, the chip address field, which is the first byte sent to the CS8406,
should match 0010 followed by the settings of the AD2, AD1, and AD0 pins. The eighth bit of the
address is the R/W bit. If the operation is a write, the next byte is the Memory Address Pointer
(MAP) which selects the register to be read or written. If the operation is a read, the contents of
the register pointed to by the MAP will be output. Setting the auto increment bit in MAP allows
successive reads or writes of consecutive registers. Each byte is separated by an acknowledge
bit (ACK). The ACK bit is output from the CS8406 after each input byte is read, and is input to
the CS8406 from the microcontroller after each transmitted byte.
SCL
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 24 25 26 27 28
CHIP ADDRESS (WRITE)
MAP BYTE
DATA
DATA +1
SDA
0 0 1 0 AD2 AD1 AD0 0
INCR 6 5 4 3 2 1 0
76
ACK
ACK
START
10
76
ACK
10
Figure 10. Control Port Timing, I²C Slave Mode Write
DATA +n
76 10
ACK
STOP
SCL
SDA
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28
CHIP ADDRESS (WRITE)
MAP BYTE
STOP
CHIP ADDRESS (READ)
DATA
DATA +1 DATA + n
0 0 1 0 AD2 AD1 AD0 0
INCR 6 5 4 3 2 1 0
0 0 1 0 AD2 AD1 AD0 1
70
7
0
7
0
START
ACK
ACK
START
ACK
ACK
NO
ACK STOP
Figure 11. Control Port Timing, I²C Slave Mode Read
Since the read operation can not set the MAP, an aborted write operation is used as a preamble.
As shown in Figure 11, the write operation is aborted after the acknowledge for the MAP byte by
sending a stop condition. The following pseudocode illustrates an aborted write operation fol-
lowed by a read operation.
20
DS580F1
Share Link: 