CS61581-IL(2005) View Datasheet(PDF) - Cirrus Logic
Part Name
Description
MFG CO.
CS61581-IL Datasheet PDF : 37 Pages
| |||
CS61581
4.2 Power Supply
The device operates from a single +5 Volt supply.
Separate pins for transmit and receive supplies pro-
vide internal isolation. These pins should decou-
pled to their respective grounds. TV+ must not
exceed RV+ by more than 0.3 V.
Decoupling and filtering of the power supplies is
crucial for the proper operation of the analog cir-
cuits in both the transmit and receive paths. A 47∝F
tantalum and 1.0∝F mylar or ceramic capacitor
should be connected between TV+ and TGND, and
a 0.1∝F mylar or ceramic capacitor should be con-
nected between RV+ and RGND. Place capacitors
as closely as possible to their respective power sup-
ply pins. Wire-wrap breadboarding of the line in-
terface is not recommended because lead resistance
and inductance serve to defeat the function of the
decoupling capacitors.
Availability (Note 25) Host Mode (Note 26)
Diagnostic Mode
H/W Host
Maskable
Loopback Modes
Local Loopback (LLOOP)
Yes
Yes
No
Remote Loopback (RLOOP)
Yes
Yes
No
In-band Network Loopback (NLOOP)
Yes
Yes
Yes
Internal Data Pattern Generation and Detection
Transmit All Ones (TAOS)
Yes
Yes
No
Quasi-Random Signal Source (QRSS)
No
Yes
No
In-band Loop-up/down Code Generator
No
Yes
No
Error Insertion and Detection
Quasi-Random Signal Detection (QDET)
No
Yes
No
Quasi-Random Signal Error Insertion (INS_QERR)
No
Yes
No
Bipolar Violation Detection (BPV)
Yes
Yes
No
Alarm Condition Monitoring
Receive Loss of Signal Monitoring (LOS)
Yes
Yes
Yes
Receive Alarm Indication Signal Monitoring (AIS)
No
Yes
Yes
Other Diagnostic Reports
Receive Line Attenuation Indicator (LATN)
Yes
Yes
No
Notes: 25. In Hardware Mode the Diagnostic Modes are selected by directly setting the pins on the device; in
Host Mode, the appropriate register bits are written for Diagnostic Modes.
26. In Host Mode the interrupts can be masked by writing a “1” to the LOS bit; there is no masking in
the Hardware Mode.
Table 5. Diagnostic Mode Availability
Turns ratio: Low Impedance Output/Hardware Mode
Turns ratio: Matched Impedance Output
Primary inductance
Primary leakage inductance
Secondary leakage inductance
Interwinding capacitance
ET-constant
1:2 step-up transmit, 1:1 receive
1:1.5 step-up transmit, 1:1 receive
1.2 mH min at 772 kHz
0.5 ∝H max at 772 kHz with secondary shorted
0.5 ∝H max at 772 kHz
40 pF max, primary to secondary
16 V-∝s min
Table 6. Transformer Specification
26
DDS2S1211P1PF18
Share Link: 