CS492405-CL View Datasheet(PDF) - Cirrus Logic
Part Name
Description
MFG CO.
CS492405-CL Datasheet PDF : 56 Pages
| |||
CS4923/4/5/6/7/8/9
Host Message (HOSTMSG) Register, A[1:0] = 00b
7
6
5
4
3
2
1
0
HOSTMSG7 HOSTMSG6 HOSTMSG5 HOSTMSG4 HOSTMSG3 HOSTMSG2 HOSTMSG1 HOSTMSG0
HOSTMSG7–0
Host data to and from the DSP. A read or write of this register operates handshake bits between
the internal DSP and the external host. This register typically passes multibyte messages car-
rying microcode, control, and configuration data. HOSTMSG is physically implemented as two
independent registers for input and output. (Read and write)
Host Control (CONTROL) Register, A[1:0] = 01b
7
Reserved
Reserved
6
CMPRST
5
PCMRST
4
MFC
3
MFB
Always write a 0 for future compatibility.
2
HINBSY
1
HOUTRDY
0
Reserved
CMPRST
When set, initializes the CMPDATA compressed data input channel. Writing a one to this bit
holds the port in reset. Writing zero enables the port. This bit must be low for normal operation.
(Write only)
PCMRST
When set, initializes the linear PCM input channel. This bit is toggled to indicate the first sample
of the left channel for a PCM stream. Writing a one to this bit holds the port in reset. Writing zero
enables the port. This bit must be low for normal operation. (Write only)
MFC
When high, indicates that the PCMDATA input buffer is almost full. The input buffer threshold
level is application code dependent. (Read only)
MFB
When high, indicates that the CMPDATA input buffer is almost full. The input buffer threshold
level is application code dependent. (Read only)
HINBSY
Set when the host writes to HOSTMSG. Cleared when the DSP reads data from the HOSTMSG
register. The host reads this bit to determine if the last host byte written has been read by the
DSP. (Read only)
HOUTRDY
Set when the DSP writes to the HOSTMSG register. Cleared when the host reads data from
the HOSTMSG register. The DSP reads this bit to determine if the last DSP output byte has
been read by the host. (Read only)
Reserved
Always write a 0 for future compatibility.
PCM Data Input (PCMDATA) Register, A[1:0] = 10b
7
6
5
4
3
2
1
PCMDATA7 PCMDATA6 PCMDATA5 PCMDATA4 PCMDATA3 PCMDATA2 PCMDATA1
PCMDATA7–0 The host writes PCM data to the DSP input buffer at this address. (Write only)
0
PCMDATA0
Compressed Data Input (CMPDATA) Register, A[1:0] = 11b
7
6
5
4
3
2
1
0
CMPDATA7 CMPDATA6 CMPDATA5 CMPDATA4 CMPDATA3 CMPDATA2 CMPDATA1 CMPDATA0
CMPDATA7–0 The host writes compressed data to the DSP input buffer at this address. (Write only)
Table 5. Parallel Input/Output Registers
DS262F2
35
Share Link: 