datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

CS4350(2006) View Datasheet(PDF) - Cirrus Logic

Part Name
Description
MFG CO.
CS4350
(Rev.:2006)
Cirrus-Logic
Cirrus Logic 
CS4350 Datasheet PDF : 39 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
CS4350
DIGITAL CHARACTERISTICS
Parameters
Symbol Min Typ Max Units
High-Level Input Voltage
High-Level Input Voltage
Input Leakage Current
Input Capacitance
VLC or VLS = 5.0 V
VIH
0.7•VL
-
-
V
VLC or VLS = 3.3 V
VIH
2.0
-
-
V
VLS = 2.5 V
VIH
1.7
-
-
V
VLS = 1.8 V
VIH
0.65•VL
-
-
V
VLC or VLS = 5.0 V
VIL
-
-
0.35•VL
V
VLC or VLS = 3.3 V
VIL
-
-
0.8
V
VLS = 2.5 V
VIL
-
-
0.7
V
VLS = 1.8 V
VIL
-
-
0.35•VL
V
Iin
-
-
±10
µA
-
8
-
pF
High Level Output Voltage (RMCK) IO = 2 mA (VLS 3.0V)
Low Level Output Voltage (RMCK) IO = -2 mA (VLS 3.0V)
VOH
VLS-1.0
-
-
V
VOL
-
-
0.4
V
RMCK Output Load Drive
-
-
10
pF
Maximum MUTEC Drive Current
-
2
-
mA
MUTEC High-Level Output Voltage
MUTEC Low-Level Output Voltage
VOH
-
VA
-
V
VOL
-
0
-
V
POWER AND THERMAL CHARACTERISTICS
Parameters
Symbol Min
Typ
Max Units
Power Supply Current - Normal Operation (Note 13)
VA= 5.0 V
IA
VA= 3.3 V
IA
VLS = VLC =5.0 V (Note 14) ILS
-
14
18
mA
-
11
14
mA
-
0.1
1
mA
VLS = VLC =3.3 V (Note 14) ILS
-
0.1
1
mA
VLS = VLC = 5.0 V (Note 15) ILC
-
6
9
mA
VLS = VLC = 3.3 V (Note 15) ILC
-
4
7
mA
Power Supply Current - Power-Down State (Note 16)
VA, VLS, VLC
Ipd
-
100
-
µA
Power Dissipation - Normal Operation (Note 13)
VA = VLC= VLS = 5.0 V
-
100
140
mW
VA = VLC= VLS = 3.3 V
-
50
75
mW
Power Dissipation - Power-Down State (Note 16)
VA = VLC= VLS = 5.0 V
-
1
-
mW
VA = VLC= VLS = 3.3 V
-
1
-
mW
Power Supply Rejection Ratio (Note 17)
(1 kHz) PSRR
60
-
dB
(60 Hz) PSRR
60
-
dB
Notes:
13. Current consumption increases with increasing Fs within the range of a speed mode. Typ and Max values are
based on highest FS within a speed mode. Variance between speed modes is small.
14. ILS measured with no external loading on pin 7 (RMCK).
15. ILC measured with no external loading on pin 2 (SDA).
16. Power-down mode is defined as RES pin = Low with all clock and data lines held static.
17. Valid with the recommended capacitor values on VFILT, VQ, and VBIAS as shown in the typical connection dia-
gram in Figure 7.
DS691A3
15

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]