datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

CS4350-CZZ(2006) View Datasheet(PDF) - Cirrus Logic

Part Name
Description
MFG CO.
CS4350-CZZ
(Rev.:2006)
Cirrus-Logic
Cirrus Logic 
CS4350-CZZ Datasheet PDF : 39 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
CS4350
SWITCHING SPECIFICATIONS - SERIAL AUDIO INTERFACE
(Inputs: Logic 0 = GND, Logic 1 = VLS, CL = 20 pF)
Parameters
Symbol Min
Max
Units
RMCK Output Frequency (Note 7)
7.680
51.2
MHz
RMCK Output Duty Cycle
45
55
%
Input Sample Rate
Single-Speed Mode Fs
30
54
kHz
Double-Speed Mode
Fs
60
108
kHz
Quad-Speed Mode
Fs
120
216
kHz
LRCK Duty Cycle (Non-TDM Mode)
40
60
%
SCLK Frequency
-
51.2
MHz
SCLK High Time
SCLK Low Time
SDIN Setup Time Before SCLK Rising Edge
SDIN Hold Time After SCLK Rising Edge
Non-TDM Mode (refer to Figure 3)
tsckh
8
tsckl
8
tds
3
tdh
5
-
ns
-
ns
-
ns
-
ns
LRCK Edge to SCLK Rising Edge
SCLK Rising Edge to LRCK Edge
TDM Mode (refer to Figure 4)
tlcks
6
tlckd
5
-
ns
-
ns
LRCK High Time
SCLK Rising to LRCK Falling Edge
LRCK Rising Edge to SCLK Rising Edge
tlrckh
163
tfsh
5
tfss
5
ns
-
ns
-
ns
Notes:
7. RMCK output frequency depends on the input LRCK frequency. See Section 4.1 and Section 4.2 for more details.
LRCK
(input)
SCLK
(input)
SDIN
(input)
tlckd
tlcks
tsckh
tds
tdh
MSB
tsckl
LRCK
(Input)
tfss
SCLK
(Input)
tlrckh
tfsh
MSB-1
SDIN
(Input)
tsclkh
tsclkl
tds
tdh
MSB
MSB-1
Figure 3. Serial Port Timing, Non-TDM Mode
Figure 4. Serial Port Timing, TDM Mode
12
DS691A3

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]