datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

CS4207-DNZ View Datasheet(PDF) - Cirrus Logic

Part Name
Description
MFG CO.
CS4207-DNZ Datasheet PDF : 148 Pages
First Prev 131 132 133 134 135 136 137 138 139 140 Next Last
Bits
12:11
10:9
8:6
5
4
3:2
Type
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Default
00b
00b
000b
0b
0b
10b
CS4207
Description
ADC2 Channel Mode[1:0]: Controls the chan-
nel mapping from the ADC2 output to the HDA
bus.
‘00’b - ADC2 left channel is mapped to HDA left
channel and ADC2 right channel is mapped HDA
right channel (normal mode).
‘01’b - ADC2 left channel is mapped to both HDA
left and right channels. ADC2 right channel is
discarded (mono mode).
‘10’b - ADC2 right channel is mapped to both
HDA left and right channels. ADC2 left channel is
discarded (alternate mono mode).
‘11’b - ADC2 left channel is mapped to HDA right
channel and ADC2 right channel is mapped to
HDA left channel (channel swap mode).
ADC1 Channel Mode[1:0]: Controls the chan-
nel mapping from the ADC1 output to the HDA
bus.
‘00’b - ADC1 left channel is mapped to HDA left
channel and ADC1 right channel is mapped HDA
right channel (normal mode).
‘01’b - ADC1 left channel is mapped to both HDA
left and right channels. ADC1 right channel is
discarded (mono mode).
‘10’b - ADC1 right channel is mapped to both
HDA left and right channels. ADC1 left channel is
discarded (alternate mono mode).
‘11’b - ADC1 left channel is mapped to HDA right
channel and ADC1 right channel is mapped to
HDA left channel (channel swap mode).
Reserved
ADC2 PGA Mode: Sets the topology for the Mic
In 1/Line In 2 PGA.
0 - Fully differential or pseudo-differential mode.
1 - Single-ended mode.
ADC1 PGA Mode: Sets the topology for the Line
In 1/Mic In 2 PGA.
0 - Pseudo-differential mode.
1 - Single-ended mode.
ADC2 SZCMode[1:0]: Same function as ADC1.
See below.
132
DS880F4

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]