C8051F362-GM2 View Datasheet(PDF) - Silicon Laboratories
Part Name
Description
MFG CO.
C8051F362-GM2 Datasheet PDF : 288 Pages
| |||
C8051F360/1/2/3/4/5/6/7/8/9
Table 15.1. EMIF Pinout (C8051F360/3)
Multiplexed Mode
Signal Name
Port Pin
/RD
P4.4
/WR
P4.5
ALE
P0.0
D0/A0
P1.0
D1/A1
P1.1
D2/A2
P1.2
D3/A3
P1.3
D4/A4
P1.4
D5/A5
P1.5
D6/A6
P1.6
D7/A7
P1.7
A8
P3.4
A9
P3.5
A10
P3.6
A11
P3.7
A12
P4.0
A13
P4.1
A14
P4.2
A15
P4.3
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
Non Multiplexed Mode
Signal Name
Port Pin
/RD
P4.4
/WR
P4.5
ALE
P0.0
D0
P1.0
D1
P1.1
D2
P1.2
D3
P1.3
D4
P1.4
D5
P1.5
D6
P1.6
D7
P1.7
A0
P2.0
A1
P2.1
A2
P2.2
A3
P2.3
A4
P2.4
A5
P2.5
A6
P2.6
A7
P2.7
A8
P3.4
A9
P3.5
A10
P3.6
A11
P3.7
A12
P4.0
A13
P4.1
A14
P4.2
A15
P4.3
SFR Definition 15.1. EMI0CN: External Memory Interface Control
SFR Page: all pages
SFR Address: 0xAA
R/W
R/W
PGSEL7 PGSEL6
Bit7
Bit6
R/W
PGSEL5
Bit5
R/W
PGSEL4
Bit4
R/W
PGSEL3
Bit3
R/W
PGSEL2
Bit2
R/W
PGSEL1
Bit1
R/W
Reset Value
PGSEL0 00000000
Bit0
Bits 7–0: PGSEL[7:0]: XRAM Page Select Bits.
The XRAM Page Select Bits provide the high byte of the 16-bit external data memory
address when using an 8-bit MOVX command, effectively selecting a 256-byte page of
RAM.
0x00: 0x0000 to 0x00FF
0x01: 0x0100 to 0x01FF
...
0xFE: 0xFE00 to 0xFEFF
0xFF: 0xFF00 to 0xFFFF
Rev. 1.0
155
Share Link: 