AT45DB321C-CI(2004) View Datasheet(PDF) - Atmel Corporation

Part Name

Description

MFG CO.

AT45DB321C-CI
(Rev.:2004)

32-megabit 2.7 volt DataFlash®

Atmel Corporation 

Reset Timing

CS

SCK

RESET

SO

HIGH IMPEDANCE

tREC

tRST

tCSS

HIGH IMPEDANCE

SI

Note: The CS signal should be in the high state before the RESET signal is deasserted.

Command Sequence for Read/Write Operations (except Status Register Read)

SI

CMD 8 bits 8 bits 8 bits

MSB

r XXX XXXX XXXX XXXX XXXX XXXX

LSB

Reserved for Page Address

larger densities (PA12-PA0)

Byte/Buffer Address

(BA9-BA0/BFA9-BFA0)

Notes: 1. “r” designates bits reserved for larger densities.

2. It is recommended that “r” be a logical “0” for densities of 32M bits or smaller.

3. For densities larger than 32M bits, the “r” bit becomes the most significant Page Address bit for the appropriate density.

22 AT45DB321C [Preliminary]

3387B–DFLSH–9/04

Share Link: