datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

R3.3(2000) View Datasheet(PDF) - Semtech Corporation

Part Name
Description
MFG CO.
R3.3
(Rev.:2000)
Semtech
Semtech Corporation 
R3.3 Datasheet PDF : 7 Pages
1 2 3 4 5 6 7
SR3.3
PROTECTION PRODUCTS
Applications Information
Device Connection Options for Protection of
Two High-Speed Data Lines
The SR3.3 TVS is designed to protect two data lines
from transient over-voltages by clamping them to a
fixed reference. When the voltage on the protected
line exceeds the reference voltage (plus diode VF) the
steering diodes are forward biased, conducting the
transient current away from the sensitive circuitry.
Data lines are connected at pins 2 and 3. The nega-
tive reference (REF1) is connected at pin 1. This pin
should be connected directly to a ground plane on the
board for best results. The path length is kept as short
as possible to minimize parasitic inductance.
The positive reference (REF2) is connected at pin 4.
The options for connecting the positive reference are
as follows:
1. To protect data lines and the power line, connect
pin 4 directly to the positive supply rail (VCC). In this
configuration the data lines are referenced to the
supply voltage. The internal TVS diode prevents
over-voltage on the supply rail.
2. The SR3.3 can be isolated from the power supply
by adding a series resistor between pin 4 and VCC.
A value of 10kis recommended. The internal
TVS and steering diodes remain biased, providing
the advantage of lower capacitance.
3. In applications where no positive supply reference
is available, or complete supply isolation is desired,
the internal TVS may be used as the reference. In
this case, pin 4 is not connected. The steering
diodes will begin to conduct when the voltage on
the protected line exceeds the working voltage of
the TVS (plus one diode drop).
PRELIMINARY
Data Line and Power Supply Protection Using
Vcc as reference
Data Line Protection with Bias and Power Sup-
ply Isolation Resistor
Data Line Protection Using Internal TVS Diode
as Reference
Board Layout Considerations for ESD Protection
Board layout plays an important role in the suppression
of extremely fast rise-time ESD transients. Recall that
the voltage developed across an inductive load is
proportional to the time rate of change of current
through the load (V = L di/dt). The total clamping
voltage seen by the protected load will be the sum of
2000 Semtech Corp.
4
www.semtech.com

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]