datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Number :

DM74LS112AN Datasheet PDF - Fairchild Semiconductor

Home  >>>  Fairchild  >>> DM74LS112AN PDF

Part NumberDM74LS112AN Fairchild
Fairchild Semiconductor Fairchild
DescriptionDual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
DM74LS112AN Datasheet PDF : DM74LS112AN pdf   DM74LS112AN pdf       
DM74LS112AN image

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the falling edge of the clock pulse. Data on the J and K inputs may be changed while the clock is HIGH or LOW without affecting the outputs as long as the setup and hold times are not violated.

A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.


Share Link : Fairchild

Language : Korean   Chinese   Japanese   Russian   Spanish

@ 2014 - 2018  [ Home  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]