datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Number :
Home  >>>  MC74AC109D Datasheet

MC74AC109D

  

Datasheet PDF

Match, Like MC74AC109D MC74AC109DT
Start with MC74AC109DR* MC74AC109DT*
End N/A
Included N/A
View Details    
Manufacturer Part no Description View
ON-Semiconductor
ON Semiconductor
MC74AC109D Dual JK Positive Edge−Triggered Flip−Flop

The MC74AC109/74ACT109 consists of two high−speed completely independent transition clocked JK flip−flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip−flop (refer to MC74AC74/74ACT74 data sheet) by connecting the J and K inputs together.
   Asynchronous Inputs:
      LOW input to SD (Set) sets Q to HIGH level
      LOW input to CD (Clear) sets Q to LOW level
      Clear and Set are independent of clock
      Simultaneous LOW on CD and SD makes both Q and Q HIGH

• Outputs Source/Sink 24 mA
• ′ACT109 Has TTL Compatible Inputs


other parts : 74AC109  74ACT109  MC74AC109  MC74AC109DR2  MC74AC109DT  MC74AC109DTR2  MC74AC109M  MC74AC109MEL  MC74AC109N  MC74ACT109  
MC74AC109D PDF
ONSEMI
ON Semiconductor
MC74AC109D Dual JK Positive Edge−Triggered Flip−Flop

The MC74AC109/74ACT109 consists of two high−speed completely independent transition clocked JK flip−flops. The clocking operation is independent of rise and fall times of the clock waveform.
The JK design allows operation as a D flip−flop (refer to MC74AC74/74ACT74 data sheet) by connecting the J and K inputs together.
   Asynchronous Inputs:
      LOW input to SD (Set) sets Q to HIGH level
      LOW input to CD (Clear) sets Q to LOW level
      Clear and Set are independent of clock
      Simultaneous LOW on CD and SD makes both Q and Q HIGH
  
• Outputs Source/Sink 24 mA
• ′ACT109 Has TTL Compatible Inputs


other parts : 74AC109  74ACT109  MC74AC109  MC74ACT109  MC74AC109N  MC74AC109DR2  MC74AC109DT  MC74AC109DTR2  MC74ACT109N  MC74ACT109D  
MC74AC109D PDF
ON-Semiconductor
ON Semiconductor
MC74AC109D_2001 Dual JK Positive Edge−Triggered Flip−Flop

The MC74AC109/74ACT109 consists of two high–speed completely independent transition clocked JK flip–flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip–flop (refer to MC74AC74/74ACT74 data sheet) by connecting the J and K inputs together.
   Asynchronous Inputs:
      LOW input to SD (Set) sets Q to HIGH level
      LOW input to CD (Clear) sets Q to LOW level
      Clear and Set are independent of clock
      Simultaneous LOW on CD and SD makes both Q and Q HIGH
  
• Outputs Source/Sink 24 mA
• ′ACT109 Has TTL Compatible Inputs


other parts : 74AC109_2001  74ACT109_2001  MC74AC109_2001  MC74ACT109_2001  MC74AC109N_2001  MC74AC109DR2_2001  MC74AC109DT_2001  MC74AC109DTR2_2001  MC74ACT109N_2001  MC74ACT109D_2001  
MC74AC109D PDF
Motorola
Motorola => Freescale
MC74AC109D Dual JK positive edge-triggered flip-flop

The MC74AC109/74ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop (refer to MC74AC74/74ACT74 data sheet) by connecting the J and K inputs together.
Asynchronous Inputs:
LOW input to SD (Set) sets Q to HIGH level
LOW input to CD (Clear) sets Q to LOW level
Clear and Set are independent of clock
Simultaneous LOW on CD and SD makes both Q and Q HIGH

• Outputs Source/Sink 24 mA
• ′ACT109 Has TTL Compatible Inputs


other parts : 74AC109  74ACT109  MC74AC109  MC74AC109N  MC74ACT109  MC74ACT109D  MC74ACT109N  
MC74AC109D PDF
ON-Semiconductor
ON Semiconductor
MC74AC109DT_2001 Dual JK Positive Edge−Triggered Flip−Flop

The MC74AC109/74ACT109 consists of two high–speed completely independent transition clocked JK flip–flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip–flop (refer to MC74AC74/74ACT74 data sheet) by connecting the J and K inputs together.
   Asynchronous Inputs:
      LOW input to SD (Set) sets Q to HIGH level
      LOW input to CD (Clear) sets Q to LOW level
      Clear and Set are independent of clock
      Simultaneous LOW on CD and SD makes both Q and Q HIGH
  
• Outputs Source/Sink 24 mA
• ′ACT109 Has TTL Compatible Inputs


other parts : 74AC109_2001  74ACT109_2001  MC74AC109_2001  MC74ACT109_2001  MC74AC109N_2001  MC74AC109D_2001  MC74AC109DR2_2001  MC74AC109DTR2_2001  MC74ACT109N_2001  MC74ACT109D_2001  
MC74AC109DT PDF
ON-Semiconductor
ON Semiconductor
MC74AC109DT Dual JK Positive Edge−Triggered Flip−Flop

The MC74AC109/74ACT109 consists of two high−speed completely independent transition clocked JK flip−flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip−flop (refer to MC74AC74/74ACT74 data sheet) by connecting the J and K inputs together.
   Asynchronous Inputs:
      LOW input to SD (Set) sets Q to HIGH level
      LOW input to CD (Clear) sets Q to LOW level
      Clear and Set are independent of clock
      Simultaneous LOW on CD and SD makes both Q and Q HIGH

• Outputs Source/Sink 24 mA
• ′ACT109 Has TTL Compatible Inputs


other parts : 74AC109  74ACT109  MC74AC109  MC74AC109D  MC74AC109DR2  MC74AC109DTR2  MC74AC109M  MC74AC109MEL  MC74AC109N  MC74ACT109  
MC74AC109DT PDF
ONSEMI
ON Semiconductor
MC74AC109DT Dual JK Positive Edge−Triggered Flip−Flop

The MC74AC109/74ACT109 consists of two high−speed completely independent transition clocked JK flip−flops. The clocking operation is independent of rise and fall times of the clock waveform.
The JK design allows operation as a D flip−flop (refer to MC74AC74/74ACT74 data sheet) by connecting the J and K inputs together.
   Asynchronous Inputs:
      LOW input to SD (Set) sets Q to HIGH level
      LOW input to CD (Clear) sets Q to LOW level
      Clear and Set are independent of clock
      Simultaneous LOW on CD and SD makes both Q and Q HIGH
  
• Outputs Source/Sink 24 mA
• ′ACT109 Has TTL Compatible Inputs


other parts : 74AC109  74ACT109  MC74AC109  MC74ACT109  MC74AC109N  MC74AC109D  MC74AC109DR2  MC74AC109DTR2  MC74ACT109N  MC74ACT109D  
MC74AC109DT PDF
ON-Semiconductor
ON Semiconductor
MC74AC109DR2 Dual JK Positive Edge−Triggered Flip−Flop

The MC74AC109/74ACT109 consists of two high−speed completely independent transition clocked JK flip−flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip−flop (refer to MC74AC74/74ACT74 data sheet) by connecting the J and K inputs together.
   Asynchronous Inputs:
      LOW input to SD (Set) sets Q to HIGH level
      LOW input to CD (Clear) sets Q to LOW level
      Clear and Set are independent of clock
      Simultaneous LOW on CD and SD makes both Q and Q HIGH

• Outputs Source/Sink 24 mA
• ′ACT109 Has TTL Compatible Inputs


other parts : 74AC109  74ACT109  MC74AC109  MC74AC109D  MC74AC109DT  MC74AC109DTR2  MC74AC109M  MC74AC109MEL  MC74AC109N  MC74ACT109  
MC74AC109DR2 PDF
ONSEMI
ON Semiconductor
MC74AC109DR2 Dual JK Positive Edge−Triggered Flip−Flop

The MC74AC109/74ACT109 consists of two high−speed completely independent transition clocked JK flip−flops. The clocking operation is independent of rise and fall times of the clock waveform.
The JK design allows operation as a D flip−flop (refer to MC74AC74/74ACT74 data sheet) by connecting the J and K inputs together.
   Asynchronous Inputs:
      LOW input to SD (Set) sets Q to HIGH level
      LOW input to CD (Clear) sets Q to LOW level
      Clear and Set are independent of clock
      Simultaneous LOW on CD and SD makes both Q and Q HIGH
  
• Outputs Source/Sink 24 mA
• ′ACT109 Has TTL Compatible Inputs


other parts : 74AC109  74ACT109  MC74AC109  MC74ACT109  MC74AC109N  MC74AC109D  MC74AC109DT  MC74AC109DTR2  MC74ACT109N  MC74ACT109D  
MC74AC109DR2 PDF
ON-Semiconductor
ON Semiconductor
MC74AC109DR2_2001 Dual JK Positive Edge−Triggered Flip−Flop

The MC74AC109/74ACT109 consists of two high–speed completely independent transition clocked JK flip–flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip–flop (refer to MC74AC74/74ACT74 data sheet) by connecting the J and K inputs together.
   Asynchronous Inputs:
      LOW input to SD (Set) sets Q to HIGH level
      LOW input to CD (Clear) sets Q to LOW level
      Clear and Set are independent of clock
      Simultaneous LOW on CD and SD makes both Q and Q HIGH
  
• Outputs Source/Sink 24 mA
• ′ACT109 Has TTL Compatible Inputs


other parts : 74AC109_2001  74ACT109_2001  MC74AC109_2001  MC74ACT109_2001  MC74AC109N_2001  MC74AC109D_2001  MC74AC109DT_2001  MC74AC109DTR2_2001  MC74ACT109N_2001  MC74ACT109D_2001  
MC74AC109DR2 PDF
ONSEMI
ON Semiconductor
MC74AC109DTR2 Dual JK Positive Edge−Triggered Flip−Flop

The MC74AC109/74ACT109 consists of two high−speed completely independent transition clocked JK flip−flops. The clocking operation is independent of rise and fall times of the clock waveform.
The JK design allows operation as a D flip−flop (refer to MC74AC74/74ACT74 data sheet) by connecting the J and K inputs together.
   Asynchronous Inputs:
      LOW input to SD (Set) sets Q to HIGH level
      LOW input to CD (Clear) sets Q to LOW level
      Clear and Set are independent of clock
      Simultaneous LOW on CD and SD makes both Q and Q HIGH
  
• Outputs Source/Sink 24 mA
• ′ACT109 Has TTL Compatible Inputs


other parts : 74AC109  74ACT109  MC74AC109  MC74ACT109  MC74AC109N  MC74AC109D  MC74AC109DR2  MC74AC109DT  MC74ACT109N  MC74ACT109D  
MC74AC109DTR2 PDF
ON-Semiconductor
ON Semiconductor
MC74AC109DTR2_2001 Dual JK Positive Edge−Triggered Flip−Flop

The MC74AC109/74ACT109 consists of two high–speed completely independent transition clocked JK flip–flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip–flop (refer to MC74AC74/74ACT74 data sheet) by connecting the J and K inputs together.
   Asynchronous Inputs:
      LOW input to SD (Set) sets Q to HIGH level
      LOW input to CD (Clear) sets Q to LOW level
      Clear and Set are independent of clock
      Simultaneous LOW on CD and SD makes both Q and Q HIGH
  
• Outputs Source/Sink 24 mA
• ′ACT109 Has TTL Compatible Inputs


other parts : 74AC109_2001  74ACT109_2001  MC74AC109_2001  MC74ACT109_2001  MC74AC109N_2001  MC74AC109D_2001  MC74AC109DR2_2001  MC74AC109DT_2001  MC74ACT109N_2001  MC74ACT109D_2001  
MC74AC109DTR2 PDF

1

2

New and Popular Datasheet

LM317  PN2222A  1N4007  LM324N  SFH4250S  FR2A  PWR-TOP200YAI  TOP210PF1  PM75RSK060  PM75RSK060  PM75RSD060  PM75RSA060  AR9280  GI851  GI851  GI824  RTR6280  PI3HDMI412AD  AR9280  QCA4002  P6CU-1212E  GI824  PT2399  AR8031  Z86E06_04  TNY253GN  TM200RZ-2H  RU-050515  PT2314E  PT2253A  PM6610  PE4259  OPF392A  ISL6525CBZ  CM300DY-24NFH  BUK456-200  BUK456-100A  23Z467SM  MSM8974  SB1060  SFH4250S-R2  PFS708EG  1985881  BA4918  LRG6SP  Q65110A2286  PI5L100  MYS380  1N4448  CBD10120LCT  XPS-4102WG  BTRS-5640G  VTB100H  TSP120A  TDA2030A  Part List  Manufacturers List 


Key Word
System  Voltage  Analog  Audio  Axial  Battery  Bipolar  Bridge  Camera  Chip  Clock  Color  Connector  Control  Controller  Converter  Counter  Crystal  Decoder  Digital 

@ 2014 - 2018  [ Home ] [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]