## SCANSWITCH ${ }^{\text {m }}$

NPN Bipolar Power Deflection Transistors
For High and Very High Resolution CRT Monitors

The MJF16206 and the MJW16206 are state-of-the-art SWITCHMODE ${ }^{\text {TM }}$ bipolar power transistors. They are specifically designed for use in horizontal deflection circuits for high and very high resolution, monochrome and color CRT monitors.

- 1200 Volt VCES Breakdown Capability
- Typical Dynamic Desaturation Specified (New Turn-Off Characteristic)
- Maximum Repetitive Emitter-Base Avalanche Energy Specified (Industry First)
- High Current Capability:

Performance Specified at 6.5 Amps
Continuous Rating - 12 Amps Max
Pulsed Rating - 15 Amps Max

- Isolated MJF16206 is UL Recognized
- Fast Switching:

100 ns Inductive Fall Time (Typ)
1000 ns Inductive Storage Time (Typ)

- Low Saturation Voltage
0.25 Volts (Typ) at 6.5 Amps Collector Current
- High Emitter-Base Breakdown Capability For High Voltage Off Drive

Circuits -
8.0 V (Min)

## MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Collector-Emitter Breakdown Voltage | $\mathrm{V}_{\text {ces }}$ | 1200 | Vdc |
| Collector-Emitter Sustaining Voltage | $\mathrm{V}_{\text {CEO(sus) }}$ | 500 | Vdc |
| Emitter-Base Voltage | $\mathrm{V}_{\text {EbO }}$ | 8.0 | Vdc |
| Isolation Voltage <br> (RMS for $1 \mathrm{sec} ., \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, <br> Figure 19 <br> Relative Humidity $\leq 30 \%$ ) <br> Figure 20 | $\mathrm{V}_{\text {ISOL }}$ | - | $\mathrm{V}_{\mathrm{rms}}$ |
| Collector Current - Continuous <br> - Pulsed (1) | $\begin{aligned} & \text { IC } \\ & \mathrm{I}_{\mathrm{CM}} \end{aligned}$ | $\begin{aligned} & 12 \\ & 15 \end{aligned}$ | Adc |
| Base Current - Continuous <br> - Pulsed (1) | $\begin{gathered} \mathrm{I}_{\mathrm{B}} \\ \mathrm{I}_{\mathrm{BM}} \end{gathered}$ | $\begin{aligned} & 5.0 \\ & 10 \end{aligned}$ | Adc |
| Repetitive Emitter-Base Avalanche Energy | $\mathrm{W}_{\text {(BER) }}$ | 0.2 | mjoules |
| Total Power Dissipation @ <br> @ $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ <br> @ $T_{C}=100^{\circ} \mathrm{C}$ <br> Derated above $25^{\circ} \mathrm{C}$ | $\mathrm{P}_{\mathrm{D}}$ | $\begin{gathered} \hline 150 \\ 39 \\ 1.49 \end{gathered}$ | Watts <br> W $/{ }^{\circ} \mathrm{C}$ |
| Operating and Storage Temperature | $\mathrm{T}_{\mathrm{J},} \mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

THERMAL CHARACTERISTICS

| Characteristic | Symbol | Max | Unit |
| :--- | :---: | :---: | :---: |
| Thermal Resistance - Junction to Case | $\mathrm{R}_{\text {日JC }}$ | 0.67 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature for Soldering Purposes $1 / 8^{\prime \prime}$ from the Case for 5 <br> seconds | $\mathrm{T}_{\mathrm{L}}$ | 260 | ${ }^{\circ} \mathrm{C}$ |

(1) Pulse Test: Pulse Width $=5.0 \mathrm{~ms}$, Duty Cycle $\leq 10 \%$.

ELECTRICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OFF CHARACTERISTICS (1) |  |  |  |  |  |
| $\begin{aligned} & \text { Collector Cutoff Current } \\ & \quad\left(\mathrm{V}_{\mathrm{CE}}=1200 \mathrm{Vdc}, \mathrm{~V}_{\mathrm{BE}}=0 \mathrm{~V}\right) \\ & \left(\mathrm{V}_{\mathrm{CE}}=850 \mathrm{Vdc}, \mathrm{~V}_{\mathrm{BE}}=0 \mathrm{~V}\right) \end{aligned}$ | $I_{\text {CES }}$ | - |  | $\begin{gathered} 250 \\ 25 \end{gathered}$ | $\mu \mathrm{Adc}$ |
| Emitter-Base Leakage $\left(\mathrm{V}_{\mathrm{EB}}=8.0 \mathrm{Vdc}, \mathrm{I}_{\mathrm{C}}=0\right)$ | $\mathrm{I}_{\text {ebo }}$ | - | - | 25 | $\mu \mathrm{Adc}$ |
| Collector-Emitter Sustaining Voltage (Figure 10) $\left(I_{C}=10 \mathrm{mAdc}, \mathrm{I}_{\mathrm{B}}=0\right)$ | $\mathrm{V}_{\text {CEO(sus) }}$ | 500 | - | - | Vdc |
| Emitter-Base Breakdown Voltage $\left(\mathrm{I}_{\mathrm{E}}=1.0 \mathrm{~mA}, \mathrm{I}_{\mathrm{C}}=0\right)$ | $\mathrm{V}_{\text {(BR) EBO }}$ | 8.0 | 11 | - | Vdc |

ON CHARACTERISTICS (1)

| $\begin{aligned} & \text { Collector-Emitter Saturation Voltage } \\ & \left(I_{C}=3.0 \mathrm{Adc}, I_{\mathrm{B}}=400 \mathrm{mAdc}\right) \\ & \left(I_{C}=6.5 \mathrm{Adc}, I_{\mathrm{B}}=1.5 \mathrm{Adc}\right) \end{aligned}$ | $\mathrm{V}_{\text {CE(sat) }}$ |  | $\begin{aligned} & 0.15 \\ & 0.25 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | Vdc |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Base-Emitter Saturation Voltage ( $\mathrm{I}_{\mathrm{C}}=6.5 \mathrm{Adc}, \mathrm{I}_{\mathrm{B}}=1.5 \mathrm{Adc}$ ) | $V_{B E \text { (sat) }}$ | - | 0.9 | 1.5 | Vdc |
| $\begin{aligned} & \text { DC Current Gain } \\ & \left(\mathrm{I}_{\mathrm{C}}=1.0 \mathrm{Adc}, \mathrm{~V}_{\mathrm{CE}}=5.0 \mathrm{Vdc}\right) \\ & \left(\mathrm{I}_{\mathrm{C}}=10 \mathrm{Adc}, \mathrm{~V}_{\mathrm{CE}}=5.0 \mathrm{Vdc}\right) \\ & \left(\mathrm{I}_{\mathrm{C}}=12 \mathrm{Adc}, \mathrm{~V}_{\mathrm{CE}}=5.0 \mathrm{Vdc}\right) \end{aligned}$ | $h_{\text {FE }}$ | $\begin{aligned} & 5.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 24 \\ & 8.0 \\ & 6.0 \end{aligned}$ | 13 | - |

DYNAMIC CHARACTERISTICS

| Dynamic Desaturation Interval (Figure 15) ( $\mathrm{I}_{\mathrm{C}}=6.5 \mathrm{Adc}, \mathrm{I}_{\mathrm{B}}=1.5 \mathrm{Adc}, \mathrm{L}_{\mathrm{B}}=0.5 \mu \mathrm{H}$ ) | $t_{\text {ds }}$ | - | 250 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Emitter-Base Avalanche Turn-off Energy (Figure 15) $\left(\mathrm{t}=500 \mathrm{~ns}, \mathrm{R}_{\mathrm{BE}}=22 \Omega\right)$ | $\mathrm{EB}_{\text {(off) }}$ | - | 30 | - | $\mu j o u l e s$ |
| Output Capacitance $\left(\mathrm{V}_{\mathrm{CE}}=10 \mathrm{Vdc}, \mathrm{I}_{\mathrm{E}}=0, \mathrm{f}_{\text {test }}=100 \mathrm{kHz}\right)$ | $\mathrm{C}_{\text {ob }}$ | - | 180 | 350 | pF |
| Gain Bandwidth Product $\left(\mathrm{V}_{\mathrm{CE}}=10 \mathrm{Vdc}, \mathrm{I}_{\mathrm{C}}=0.5 \mathrm{~A}, \mathrm{f}_{\text {test }}=1.0 \mathrm{MHz}\right)$ | $\mathrm{f}_{\text {T }}$ | - | 3.0 | - | MHz |
| ```Collector-Heatsink Capacitance - MJF16206 Isolated Package (Mounted on a \(1^{\prime \prime} \times 2^{\prime \prime} \times 1 / 16^{\prime \prime}\) Copper Heatsink, \(\mathrm{V}_{\mathrm{CE}}=0, \mathrm{f}_{\text {test }}=100 \mathrm{kHz}\) )``` | $\mathrm{C}_{\text {c-hs }}$ | - | 17 | - | pF |

## SWITCHING CHARACTERISTICS

| Inductive Load (Figure 15) $\left(\mathrm{I}_{\mathrm{C}}=6.5 \mathrm{~A}, \mathrm{I}_{\mathrm{B}}=1.5 \mathrm{~A}\right)$ <br> Storage <br> Fall Time | $\mathrm{t}_{\mathrm{sv}}$ | - | ns |
| :--- | :--- | :--- | :---: | :---: |

(1) Pulse Test: Pulse Width $=300 \mu \mathrm{~s}$, Duty Cycle $\leq 2.0 \%$.


Figure 1. Typical DC Current Gain


Figure 3. Typical Collector Saturation Region


Figure 5. Typical Capacitance


Figure 2. Typical Collector-Emitter Saturation Voltage


Figure 4. Typical Base-Emitter Saturation Voltage


Figure 6. Typical Transition Frequency


Figure 7. Maximum Forward Biased Safe Operating Area

## FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_{C}-V_{C E}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 7 is based on $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$; $\mathrm{T}_{\mathrm{J}(\mathrm{pk})}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to $10 \%$ but must be derated when $\mathrm{T}_{\mathrm{C}} \geq 25^{\circ} \mathrm{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 7 may be found at any case temperature by using the appropriate curve on Figure 9.

At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

## REVERSE BIAS

Inductive loads, in most cases, require the emitter-to-base junction be reversed biased because high voltage and high current must be sustained simultaneously during turn-off. Under these conditions, the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load


Figure 8. Maximum Reverse Bias Safe Operating Area


Figure 9. Power Derating
line shaping, etc. The safe level for these devices is specified as Reverse Biased Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 8 gives the RBSOA characteristics.

## MJW16206



Note: Adjust -V to obtain desired $\mathrm{V}_{\mathrm{BE} \text { (off) }}$ at Point A .
Figure 10. RBSOA/V(BR)CEO(sus) Test Circuit


Figure 11. Thermal Response


Figure 12. Switching Safe Operating Area

## MJW16206

## DYNAMIC DESATURATION

## DYNAMIC DESATURATION

The SCANSWITCH series of bipolar power transistors are specifically designed to meet the unique requirements of horizontal deflection circuits in computer monitor applications. Historically, deflection transistor design was focused on minimizing collector current fall time. While fall time is a valid figure of merit, a more important indicator of circuit performance as scan rates are increased is a new characteristic, "dynamic desaturation." In order to assure a linear collector current ramp, the output transistor must remain in hard saturation during storage time and exhibit a rapid turn-off transition. A sluggish transition results in serious consequences. As the saturation voltage of the
output transistor increases, the voltage across the yoke drops. Roll off in the collector current ramp results in improper beam deflection and distortion of the image at the right edge of the screen. Design changes have been made in the structure of the SCANSWITCH series of devices which minimize the dynamic desaturation interval. Dynamic desaturation has been defined in terms of the time required for the $\mathrm{V}_{\mathrm{CE}}$ to rise from 1.0 to 5.0 volts (Figures 13 and 14) and typical performance at optimized drive conditions has been specified. Optimization of device structure results in a linear collector Current ramp, excellent turn-off switching performance, and significantly lower overall power dissipation.


Figure 13. Deflection Simulator Switching Waveforms From Circuit in Figure 15

## EMITTER-BASE TURN-OFF ENERGY

Typical techniques for driving horizontal outputs rely on a pulse transformer to supply forward base current, and a turn-off network that includes a series base inductor to limit the rate of transition from forward to reverse drive. An alternate drive scheme has been used to characterize the SCANSWITCH series of devices (see Figure 15). This circuit produces a ramp of base drive, eliminating the heavy overdrive at the beginning of the collector current ramp and underdrive just prior to turnoff produced by typical drive strategies. This high performance drive has two additional important advantages. First, the configuration of $\mathrm{T}_{1}$ allows


Figure 14. Definition of Dynamic Desaturation Measurement
$\mathrm{L}_{\mathrm{B}}$ to be placed outside the path of forward base current making it unnecessary to expend energy to reverse current flow as in a series base inductor. Second, there is no base resistor to limit forward base current and hence no power loss associated with setting the value of the forward base current. The process of generating the ramp stores rather than dissipates energy. Tailoring the amount of energy stored in $\mathrm{T}_{1}$ to the amount of energy, $\mathrm{EB}_{\text {(off) }}$, that is required to turn-off the output transistor results in essentially lossless operation. [Note: $\mathrm{B}+$ and the primary inductance of $\mathrm{T}_{1}\left(\mathrm{~L}_{\mathrm{P}}\right)$ are chosen such that $\left.1 / 2 \mathrm{~L}_{\mathrm{P}} \mathrm{I}_{\mathrm{b}}{ }^{2}=\mathrm{EB}_{(\text {off })}\right]$.

## MJW16206



Figure 15. High Resolution Deflection Application Simulator


Figure 16. Resistive Load Switching

## MJW16206



Figure 17. Typical Resistive Storage Time


Figure 18. Typical Resistive Fall Time

## MJW16206

## TEST CONDITIONS FOR ISOLATION TESTS*



Figure 19. Screw or Clip Mounting Position for Isolation Test Number 1


Figure 20. Screw or Clip Mounting Position for Isolation Test Number 2
*Measurement made between leads and heatsink with all leads shorted together.

## MOUNTING INFORMATION**



Figure 21. Typical Mounting Techniques*

Laboratory tests on a limited number of samples indicate, when using the screw and compression washer mounting technique, a screw torque of 6 to $8 \mathrm{in} \cdot \mathrm{lbs}$ is sufficient to provide maximum power dissipation capability. The compression washer helps to maintain a constant pressure on the package over time and during large temperature excursions.

Destructive laboratory tests show that using a hex head 4-40 screw, without washers, and applying a torque in excess of $20 \mathrm{in} \cdot \mathrm{lbs}$ will cause the plastic to crack around the mounting hole, resulting in a loss of isolation capability.

Additional tests on slotted 4-40 screws indicate that the screw slot fails between 15 to $20 \mathrm{in} \cdot \mathrm{lbs}$ without adversely affecting the package. However, in order to positively ensure the package integrity of the fully isolated device, ON Semiconductor does not recommend exceeding 10 in • lbs of mounting torque under any mounting conditions.
** For more information about mounting power semiconductors see Application Note AN1040.

## MJW16206

## PACKAGE DIMENSIONS

TO-247
CASE 340K-01
ISSUE C


## MJW16206

## Notes

## MJW16206

SCANSWITCH is a trademark of Semiconductor Components Industries, LLC. SWITCHMODE is a trademark of Semiconductor Components Industries, LLC.


#### Abstract

ON Semiconductor and  trademarks of Semiconductor Components industries, LLC (SCILLC). SCILLC reserves the right to make changes位. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.


## PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada
N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support
German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET) Email: ONlit-german@hibbertco.com
French Phone: (+1) 303-308-7141 (Mon-Fri 2:00pm to 7:00pm CET) Email: ONlit-french@hibbertco.com
English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT)
Email: ONlit@hibbertco.com
EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781
*Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:
Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST) Email: ONlit-spanish@hibbertco.com
Toll-Free from Mexico: Dial 01-800-288-2872 for Access then Dial 866-297-9322
ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support
Phone: 1-303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong \& Singapore: 001-800-4422-3781
Email: ONlit-asia@hibbertco.com
JAPAN: ON Semiconductor, Japan Customer Focus Center
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031
Phone: 81-3-5740-2700
Email: r14525@onsemi.com
ON Semiconductor Website: http://onsemi.com
For additional information, please contact your local Sales Representative.

