datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Number :
Home  >>>  TI  >>> K04805BISQ PDF

K04805BISQ Datasheet PDF - Texas Instruments

Part NumberK04805BISQ TI
Texas Instruments TI
DescriptionLow-Noise Clock Jitter Cleaner with Dual Loop PLLs
K04805BISQ Datasheet PDF : K04805BISQ pdf   
LMK04808 image

Description
The LMK0480x family is the industrys highest performance clock conditioner with superior clock jitter cleaning, generation, and distribution with advanced features to meet next generation system requirements. The dual loop PLLatinum™ architecture is capable of 111 fs rms jitter (12 kHz to 20 MHz) using a low noise VCXO module or sub-200 fs rms jitter (12 kHz to 20 MHz) using a low cost external crystal and varactor diode.
The dual loop architecture consists of two high-performance phase-locked loops (PLL), a low-noise crystal oscillator circuit, and a high-performance voltage controlled oscillator (VCO). The first PLL (PLL1) provides low-noise jitter cleaner functionality while the second PLL (PLL2) performs the clock generation. PLL1 can be configured to either work crystal oscillator with an external tunable crystal and with an external VCXO module or the integrated varactor diode. When paired with a very narrow loop bandwidth, PLL1 uses the superior close-in phase noise (offsets below 50 kHz) of the VCXO module or the tunable crystal to clean the input clock. The output of PLL1 is used as the clean input reference to PLL2 where it locks the integrated VCO. The loop bandwidth of PLL2 can be optimized to clean the far-out phase noise (offsets above 50 kHz) where the integrated VCO outperforms the VCXO module or tunable crystal used in PLL1.

Features
• Ultra-Low RMS Jitter Performance
   – 111 fs RMS Jitter (12 kHz to 20 MHz)
   – 123 fs RMS Jitter (100 Hz to 20 MHz)
• Dual Loop PLLatinum™ PLL Architecture
• PLL1
   – Integrated Low-Noise Crystal Oscillator Circuit
   – Holdover Mode when Input Clocks are Lost
   – Automatic or Manual Triggering/Recovery
• PLL2
   – Normalized PLL Noise Floor of –227 dBc/Hz
   – Phase Detector Rate up to 155 MHz
   – OSCin Frequency-Doubler
   – Integrated Low-Noise VCO
• 2 Redundant Input Clocks with LOS
   – Automatic and Manual Switch-Over Modes
• 50 % Duty Cycle Output Divides, 1 to 1045 (Even
   and Odd)
• 12 LVPECL, LVDS, or LVCMOS Programmable
   Outputs
• Digital Delay: Fixed or Dynamically Adjustable
• 25 ps Step Analog Delay Control.
• 14 Differential Outputs. Up to 26 Single Ended.
   – Up to 6 VCXO/Crystal Buffered Outputs
• Clock Rates of up to 1536 MHz
• 0-Delay Mode
• Three Default Clock Outputs at Power Up
• Multi-Mode: Dual PLL, Single PLL, and Clock
   Distribution
• Industrial Temperature Range: –40 to 85°C
• 3.15-V to 3.45-V Operation
• 2 Dedicated Buffered/Divided OSCin Clocks
• Package: 64-Pin WQFN (9.0 × 9.0 × 0.8 mm)

Applications
• Data Converter Clocking
• Wireless Infrastructure
• Networking, SONET/SDH, DSLAM
• Medical / Video / Military / Aerospace
• Test and Measurement

Page Links : 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51 
 
Share Link : 

Language : 한국어   简体中文   日本語   русский   español


@ 2014 - 2018  [ Home  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]