datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Number :
Home  >>>  TI  >>> K00308 PDF

K00308 Datasheet PDF - Texas Instruments

Part NumberK00308 TI
Texas Instruments TI
Description3-GHz 8-Output Ultra-Low Additive Jitter Differential Clock Buffer/Level Translator
K00308 Datasheet PDF : K00308 pdf   
LMK00308 image

Description
The LMK00308 is a 3-GHz, 8-output differential fanout buffer intended for high-frequency, low-jitter clock/data distribution and level translation. The input clock can be selected from two universal inputs or one crystal input. The selected input clock is distributed to two banks of 4 differential outputs and one LVCMOS output. Both differential output banks can be independently configured as LVPECL, LVDS, or HCSL drivers, or disabled. The LVCMOS output has a synchronous enable input for runt-pulse-free operation when enabled or disabled. The LMK00308 operates from a 3.3 V core supply and 3 independent 3.3 V/2.5 V output supplies.
The LMK00308 provides high performance, versatility, and power efficiency, making it ideal for replacing fixed-output buffer devices while increasing timing margin in the system.

Features
• 3:1 Input Multiplexer:
   – Two Universal Inputs Operate up to 3.1 GHz
      and Accept LVPECL, LVDS, CML, SSTL,
      HSTL, HCSL, or Single-Ended Clocks
   – One Crystal Input Accepts a 10 to 40 MHz
      Crystal or Single-Ended Clock
• Two Banks with 4 Differential Outputs Each:
   – LVPECL, LVDS, HCSL, or Hi-Z (Selectable
      Per Bank)
   – LVPECL Additive Jitter with LMK03806 Clock
      Source at 156.25 MHz:
   – 20 fs RMS (10 kHz to 1 MHz)
   – 51 fs RMS (12 kHz to 20 MHz)
• High PSRR: -65 / -76 dBc (LVPECL/LVDS) at
   156.25 MHz
• LVCMOS Output with Synchronous Enable Input
• Pin-Controlled Configuration
• VCC Core Supply: 3.3 V ± 5%
• 3 Independent VCCO Output Supplies: 3.3 V/2.5 V
   ± 5%
• Industrial Temperature Range: -40°C to +85°C
• 40-lead WQFN (6 mm × 6 mm)

Applications
• Clock Distribution and Level Translation for ADCs,
   DACs, Multi-Gigabit Ethernet, XAUI, Fibre
   Channel, SATA/SAS, SONET/SDH, CPRI, High
   Frequency Backplanes
• Switches, Routers, Line Cards, Timing Cards
• Servers, Computing, PCI Express (PCIe 3.0)
• Remote Radio Units and Baseband Units

Page Links : 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42 
 

Other manufacturer searches related to K00308

SM803020 Flexible Ultra-Low Jitter Clock Synthesizer SM803020 View Micrel
NB6L11 2.5 V/3.3 V Multilevel Input to Differential LVPECL/LVNECL 1:2 Clock or Data Fanout Buffer/Translator NB6L11 View ON Semiconductor
SI5330 1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATOR SI5330 View Silicon Laboratories
NB6L16 2.5V / 3.3V Multilevel Input to Differential LVPECL/LVNECL Clock or Data Receiver/Driver/Translator Buffer NB6L16 View ON Semiconductor
SI5340A-A-GM LOW-JITTER, 10-OUTPUT, ANY-FREQUENCY, ANY-OUTPUT CLOCK GENERATOR SI5340A-A-GM View Silicon Laboratories
NB3N551 3.3 V / 5.0 V Ultra-Low Skew 1:4 Clock Fanout Buffer NB3N551 View ON Semiconductor
ICS83023I DUAL, 1-TO-1 DIFFERENTIAL-TO-LVCMOS TRANSLATOR/BUFFER ICS83023I View Integrated Circuit Solution Inc
TND301 Clock Management Design Using Low Skew and Low Jitter Devices TND301 View ON Semiconductor
TND301 Clock Management Design Using Low Skew and Low Jitter Devices TND301 View ON Semiconductor
ICS83023I DUAL, 1-TO-1 DIFFERENTIAL-TO-LVCMOS TRANSLATOR/BUFFER ICS83023I View Integrated Device Technology

Share Link : 

Language : 한국어   简体中文   日本語   русский   español


All Rights Reserved © datasheetbank.com 2014 - 2018  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]