datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Number :
Home  >>>  TI  >>> 54AC16373 PDF

54AC16373 Datasheet PDF - Texas Instruments

Part Number54AC16373 TI
Texas Instruments TI
Description16-BIT TRANSPARENT D-TYPE LATCHES
54AC16373 Datasheet PDF : 54AC16373 pdf   
54AC16373 image

description
The ’AC16373 are 16-bit transparent D-type latches with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
The 74AC16373 is packaged in TI’s shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.
The 54AC16373 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74AC16373 is characterized for operation from –40°C to 85°C.

● Members of the Texas Instruments Widebus™ Family
● 3-State True Outputs
● Full Parallel Access for Loading
● Flow-Through Architecture Optimizes PCB Layout
● Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise
● EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
● 500-mA Typical Latch-Up Immunity at 125°C
● Package Options Include Plastic 300-mil
   Shrink Small-Outline (DL) Packages Using
   25-mil Center-to-Center Pin Spacings and
   380-mil Fine-Pitch Ceramic Flat (WD)
   Packages Using 25-mil Center-to-Center
   Pin Spacings

Page Links : 1  2  3  4  5  6  7 
 
Share Link : 

Language : 한국어   简体中文   日本語   русский   español


@ 2014 - 2018  [ Home  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]