datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Number :
Home  >>>  Samsung  >>> KM416L8031BT-GLY PDF


KM416L8031BT-GLY Datasheet PDF - Samsung

Part NumberKM416L8031BT-GLY Samsung
Samsung Samsung
Description128Mb DDR SDRAM
KM416L8031BT-GLY Datasheet PDF : KM416L8031BT-GLY pdf   


K4H510438B-TCB0 image

Key Features
Features
• Double-data-rate architecture; two data transfers per clock cycle
• Bidirectional data strobe(DQS)
• Four banks operation
• Differential clock inputs(CK and CK)
• DLL aligns DQ and DQS transition with CK transition
• MRS cycle with address key programs
   -. Read latency 2, 2.5 (clock)
   -. Burst length (2, 4, 8)
   -. Burst type (sequential & interleave)
• All inputs except data & DM are sampled at the positive going edge of the system clock(CK)
• Data I/O transactions on both edges of data strobe
• Edge aligned data output, center aligned data input
• LDM,UDM/DM for write masking only
• Auto & Self refresh
• 15.6us refresh interval(4K/64ms refresh)
• Maximum burst refresh cycle : 8
• 66pin TSOP II package

 

Page Links : 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51 
Share Link : 

Searches related to KM416L8031BT-GLY description

[ Samsung  DDRSDRAM ]  [ Samsung  KM416L8031BT ]  [ Samsung  KM416L8031BT-G(F)Z/Y/0 ]  [ Samsung  KM416L8031BT-GFZ ]  [ Samsung  KM416L8031BT-GZ ]  [ Samsung  KM44L32031BT ]  [ Samsung  KM44L32031BT-G(F)Z/Y/0 ]  [ Samsung  KM44L32031BT-GFZ ]  [ Samsung  KM48L16031BT ]  [ Samsung  KM48L16031BT-G(F)Z/Y/0

Language : 한국어   简体中文   日本語   русский   español

@ 2014 - 2018  [ Home  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]
NO1