The 74LVT374 is a high-performance product designed for VCC operation at 3.3 V.
This device is an 8-bit, edge triggered register coupled to eight 3-state output buffers. The two sections of the device are controlled independently by the clock (pin CP) and output enable (pin OE) control gates. The state of each Dn input (one setup time before the LOW-to-HIGH clock transition) is transferred to the corresponding flip-flops Qn output.
The 3-state output buffers are designed to drive heavily loaded 3-state buses, MOS memories, or MOS microprocessors.
Features and benefits
■ Inputs and outputs arranged for easy interfacing to microprocessors
■ 3-state outputs for bus interfacing
■ Common output enable control
■ TTL input and output switching levels
■ Input and output interface capability to systems at 5 V supply
■ Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs
■ Live insertion and extraction permitted
■ No bus current loading when output is tied to 5 V bus
■ Power-up reset
■ Power-up 3-state
■ Latch-up protection
♦ JESD78 class II exceeds 500 mA
■ ESD protection:
♦ HBM JESD22-A114E exceeds 2000 V
♦ MM JESD22-A115-A exceeds 200 V
■ Specified from -40°C to +85°C