datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Number :

MT4C4M4E8 Datasheet PDF - Micron

Home  >>>  Micron  >>> MT4C4M4E8 PDF

Part NumberMT4C4M4E8 Micron
Micron Technology Micron
Description4 MEG x 4 EDO DRAM
MT4C4M4E8 Datasheet PDF : MT4C4M4E8 pdf   
MT4C4M4E8TG-5 image

GENERAL DESCRIPTION
The 4 Meg x 4 DRAM is a randomly accessed, solid-state memory containing 16,777,216 bits organized in a x4 configuration. RAS# is used to latch the row address (first 11 bits for 2K and first 12 bits for 4K). Once the page has been opened by RAS#, CAS# is used to latch the column address (the latter 11 bits for 2K and the latter 10 bits for 4K, address pins A10 and A11 are “don’t care”). READ and WRITE cycles are selected with the WE# input.

FEATURES
• Industry-standard x4 pinout, timing, functions and packages
• State-of-the-art, high-performance, low-power CMOS silicon-gate process
• Single power supply (+3.3V ±0.3V or +5V ±10%)
• All inputs, outputs and clocks are TTL-compatible
• Refresh modes: RAS#-ONLY, HIDDEN and CAS#-BEFORE-RAS# (CBR)
• Optional Self Refresh (S) for low-power data retention
• 11 row, 11 column addresses (2K refresh) or 12 row, 10 column addresses (4K refresh)
• Extended Data-Out (EDO) PAGE MODE access cycle
• 5V-tolerant inputs and I/Os on 3.3V devices

 

Page Links : 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23 
Share Link : Micron

Searches related to MT4C4M4E8 description


Language : Korean   Chinese   Japanese   Russian   Spanish

@ 2014 - 2017  [ Home  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]