datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Number :

DM74LS109AMX Datasheet PDF - Fairchild

Home  >>>  Fairchild  >>> DM74LS109AMX PDF

Part NumberDM74LS109AMX Fairchild
Fairchild Semiconductor Fairchild
DescriptionDual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM74LS109AMX Datasheet PDF : DM74LS109AMX pdf   

Image Info : [Fairchild] DM74LS109A

General Description
This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the J and K inputs may be changed while the clock is HIGH or LOW as long as setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regard less of the logic levels of the other inputs.

Page Links : 1  2  3  4  5 
Share Link : Fairchild

Language : Korean   Chinese   Japanese   Russian   Spanish

@ 2014 - 2018  [ Home  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]