datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

P/N + Description + Content Search

Search Word's :
Description : Presettable BCD/Decade UP/DOWN Counters Presettable 4-BIT BINARY UP/DOWN Counters

Presettable BCD/Decade UP/DOWN Counters
Presettable 4-BIT BINARY UP/DOWN Counters

The SN54/74LS190 is a Synchronous UP/DOWN BCD Decade (8421) Counter and the SN54/74LS191 is a Synchronous UP/DOWN Modulo-16 Binary Counter. State changes of the Counters are Synchronous with the LOW-to-HIGH transition of the Clock Pulse input.
An aSynchronous Parallel Load (PL) input overrides counting and loads the data present on the Pn inputs into the flip-flops, which makes it possible to use the circuits as programmable Counters. A Count Enable (CE) input serves as the carry /borrow input in multi-stage Counters. An Up/Down Count Control (U/D) input determines whether a circuit counts up or down. A Terminal Count (TC) output and a Ripple Clock (RC) output provide overflow/underflow indication and make possible a variety of methods for generating carry/borrow signals in multistage counter applications.

• Low Power . . . 90 mW Typical Dissipation
• High Speed . . . 25 MHz Typical Count Frequency
Synchronous Counting
• ASynchronous Parallel Load
• Individual Preset Inputs
• Count Enable and Up/Down Control Inputs
• Cascadable
• Input Clamp Diodes Limit High Speed Termination Effects

Description : Presettable BCD/Decade Presettable 4-BIT BINARY UP/DOWN Counters

TheSN54/74LS190 is aSynchronous UP/DOWN BCD Decade (8421) Counterand the SN54/74LS191is a Synchronous UP/DOWN Modulo-16 BinaryCounter. State changes of the Counters are Synchronous with the LOW-to-HIGH transition of the Clock Pulse input.

ON-Semiconductor
ON Semiconductor
Description : BCD Decade Counters/4-BIT BINARY Counters

BCD Decade Counters/4-BIT BINARY Counters

The LS160A/161A/162A/163A are high-speed 4-bit Synchronous Counters. They are edge-triggered, Synchronously Presettable, and cascadable MSI building blocks for counting, memory addressing, frequency division and other applications. The LS160A and LS162A count modulo 10 (BCD). The LS161A and LS163A count modulo 16 (binary.)

Synchronous Counting and Loading
• Two Count Enable Inputs for High Speed Synchronous Expansion
• Terminal Count Fully Decoded
• Edge-Triggered Operation
• Typical Count Rate of 35 MHz
• ESD > 3500 Volts

Description : Synchronous Presettable BCD Decade COUNTER

The MC74F160A and MC74F162A are high-speed Synchronous Decade Counters operating in the BCD (8421) sequence. They are Synchronously Presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming Synchronous multistage Counters. The MC74F160A has an aSynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The MC74F162A has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock.

Synchronous Counting and Loading
• High-Speed Synchronous Expansion
• Typical Count Rate of 120 MHz

ON-Semiconductor
ON Semiconductor
Description : BCD Decade Counters/4-BIT BINARY Counters

BCD Decade Counters/4-BIT BINARY Counters

The LS160A/161A/162A/163A are high-speed 4-bit Synchronous Counters. They are edge-triggered, Synchronously Presettable, and cascadable MSI building blocks for counting, memory addressing, frequency division and other applications. The LS160A and LS162A count modulo 10 (BCD). The LS161A and LS163A count modulo 16 (binary.)
The LS160A and LS161A have an aSynchronous Master Reset (Clear) input that overrides, and is independent of, the clock and all other control inputs. The LS162A and LS163A have a Synchronous Reset (Clear) input that overrides all other control inputs, but is active only during the rising clock edge.

Synchronous Counting and Loading
• Two Count Enable Inputs for High Speed Synchronous Expansion
• Terminal Count Fully Decoded
• Edge-Triggered Operation
• Typical Count Rate of 35 MHz
• ESD > 3500 Volts

ON-Semiconductor
ON Semiconductor
Description : Presettable BCD/Decade UP/DOWN COUNTER Presettable 4-BIT BINARY UP/DOWN COUNTER

Presettable BCD/Decade UP/DOWN COUNTER
Presettable 4-BIT BINARY UP/DOWN COUNTER

The SN54/74LS192 is an UP/DOWN BCD Decade (8421) Counter and the SN54/74LS193 is an UP/DOWN MODULO-16 Binary Counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate Synchronously. The outputs change state Synchronous with the LOW-to-HIGH transitions on the clock inputs.
Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for a subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable Counters. Both the Parallel Load (PL) and the Master Reset (MR) inputs aSynchronously override the clocks.

• Low Power . . . 95 mW Typical Dissipation
• High Speed . . . 40 MHz Typical Count Frequency
Synchronous Counting
• ASynchronous Master Reset and Parallel Load
• Individual Preset Inputs
• Cascading Circuitry Internally Provided
• Input Clamp Diodes Limit High Speed Termination Effects

Part Name(s) : 74LS168 74LS169
ON-Semiconductor
ON Semiconductor
Description : BCD Decade/MODULO 16 BINARY Synchronous BI-DIRECTIONAL Counters

BCD Decade/MODULO 16 BINARY Synchronous BI-DIRECTIONAL Counters

The SN54/74LS168 and SN54/74LS169 are fully Synchronous 4-stage up/down Counters featuring a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. The SN54/74LS168 counts in a BCD Decade (8, 4, 2, 1) sequence, while the SN54/74LS169 operates in a Modulo 16 binary sequence. All state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the clock.

• Low Power Dissipation 100 mW Typical
• High-Speed Count Frequency 30 MHz Typical
• Fully Synchronous Operation
• Full Carry Lookahead for Easy Cascading
• Single Up/Down Control Input
• Positive Edge-Trigger Operation
• Input Clamp Diodes Limit High-Speed Termination Effects

Description : Synchronous Presettable BCD Decade counter

The MC74AC160/74ACT160 and MC74AC162/74ACT162 are high-speed Synchronous Decade Counters operating in the BCD (8421) sequence. They are Synchronously Presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility informing Synchronous multistage Counters. The MC74AC160/74ACT160 has an aSynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The MC74AC162/74ACT162 has a Synchronous Reset input that overrides counting and parallel loading and allows all outputs to be simultaneously reset on the rising edge of the clock.

Synchronous Counting and Loading
• High-Speed Synchronous Expansion
• Typical Count Rate of 120 MHz
• Outputs Source/Sink 24 mA
• ′ACT160 and ′ACT162 Have TTL Compatible Inputs

Description : Presettable Synchronous BCD Decade up/down counter

The 74HC/HCT190 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT190 are aSynchronously Presettable up/down BCD Decade Counters. They contain four master/slave flip-flops with internal gating and steering logic to provide aSynchronous preset and Synchronous count-up and count-down operation.

Part Name(s) : 74HC162 74HCT162
Philips
Philips Electronics
Description : Presettable Synchronous BCD Decade counter; Synchronous reset

GENERAL DESCRIPTION
The 74HC/HCT162 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.
The 74HC/HCT162 are Synchronous Presettable Decade Counters which feature an internal look-ahead carry and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops
clocked simultaneously on the positive-going edge of the clock (CP).

FEATURES
Synchronous counting and loading
• Two count enable inputs for n-bit cascading
• Positive-edge triggered clock
Synchronous reset
• Output capability: standard
• ICC category: MSI

12345678910 Next

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]