datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

P/N + Description + Content Search

Search Word's :
Fairchild
Fairchild Semiconductor
Description : Quad D-Type Flip-Flop

The 74AC175/74ACT175 (AC/ACT175) is a high-speed Quad D-type Flip-Flop.

The device is useful for general Flip-Flop requirements where clock and clear inputs are common. The information on the D-type inputs is stored during the LOW-to HIGH clock transition. Both true and complemented outputs of each Flip-Flop are provided. A Master Reset input resets all Flip-Flops, independent of the Clock or D-type inputs, when LOW.

Fairchild
Fairchild Semiconductor
Description : Hex/Quad D Flip-Flop with Clear

General Description
These positive-edge-triggered Flip-Flops utilize TTL circuitry to implement D-type Flip-Flop logic. All have a direct clear input, and the Quad (DM74S175) versions feature comple mentary outputs from each Flip-Flop.

Features
■DM74S174 contain six Flip-Flops with single-rail outputs.
■DM74S175 contain four Flip-Flops with double-rail outputs.
■Buffered clock and direct clear inputs
■Individual data input to each Flip-Flop
■Applications include:
   Buffer/storage registers
   Shift registers
   Pattern generators
■Typical clock frequency 110 MHz
■Typical power dissipation per Flip-Flop 75mW

Part Name(s) : 74AC175 74ACT175
ON-Semiconductor
ON Semiconductor
Description : Quad D Flip-Flop WITH MASTER RESET

Quad D Flip-Flop With Master Reset

The MC74AC/ACT175 is a high-speed Quad D Flip-Flop. The device is useful for general Flip-Flop requirements where clock and clear inputs are common. The information on the D inputs is transferred to storage during the LOW-to-HIGH clock transition. The device has a Master Reset to simultaneously clear all Flip-Flops, when MR is low.
The MC74AC/ACT175 consists of four edge-triggered D Flip-Flops with individual D inputs and Q and Q outputs. The Clock (CP) and Master Reset (MR) are common to all Flip-Flops. Each D input’s state is transferred to the corresponding Flip-Flop’s output following the LOW-to-HIGH Clock (CP) transition. A LOW input to the Master Reset (MR) will force all Q outputs LOW and Q outputs HIGH independent of Clock or Data inputs. The MC74AC/ACT175 is useful for applications where the Clock and Master Reset are common to all storage elements.

• Outputs Source/Sink 24 mA
• ′ACT175 Has TTL Compatible Inputs

Part Name(s) : HD74AC175
Hitachi
Hitachi -> Renesas Electronics
Description : Quad D-Type Flip-Flop

Description
The HD74AC175 is a high-speed Quad D Flip-Flop. The device is useful for general Flip-Flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the Low-to-High clock transition. Both true and complemented outputs of each Flip-Flop are provided. A Master Reset input resets all Flip-Flops, independent of the Clock or D inputs, when Low.

Features
• Edge-Triggered D-Type Inputs
• Buffered Positive Edge-Triggered Clock
• Asynchronous Common Reset
• True and Complement Output
• Outputs Source/Sink 24 mA

Motorola
Motorola => Freescale
Description : Quad D Flip-Flop FAST™ SCHOTTKY TTL

Quad D Flip-Flop
The  MC54/74F175  is  a  high-speed  Quad  D  Flip-Flop.  The  device  is  useful  for general Flip-Flop  requirements  where both true  and complementary outputs are required and clock and clear inputs are common to all Flip-Flops. The information on the D inputs is stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of each Flip-Flop are provided. A Master Reset input  resets  all Flip-Flops,  independent  of the  Clock or D inputs  when LOW.

·  Four Edge-triggered D-type Inputs
·  Buffered Positive Edge-triggered Common Clock
·  Buffered Asynchronous Common Reset
·  True and Complementary Outputs
·  ESD  > 4000 Volts

Renesas
Renesas Electronics
Description : Quad D-Type Flip-Flop

Description
The HD74AC175 is a high-speed Quad D Flip-Flop. The device is useful for general Flip-Flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the Low-to-High clock transition. Both true and complemented outputs of each Flip-Flop are provided. A Master Reset input resets all Flip-Flops, independent of the Clock or D inputs, when Low.

Features
• Edge-Triggered D-Type Inputs
• Buffered Positive Edge-Triggered Clock
• Asynchronous Common Reset
• True and Complement Output
• Outputs Source/Sink 24 mA

Fairchild
Fairchild Semiconductor
Description : Quad D-Type Flip-Flop

General Description
The 74F175 is a high-speed Quad D-type Flip-Flop. The device is useful for general Flip-Flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW-to-HIGH clock transition.
Both true and complemented outputs of each Flip-Flop are provided. A Master Reset input resets all Flip-Flops, independent of the Clock or D inputs, LOW.

Features
■ Edge-triggered D-type inputs
■ Buffered positive edge-triggered clock
■ Asynchronous common reset
■ True and complement output

Description : Quad D Flip−Flop With Master Reset

The MC74AC/ACT175 is a high-speed Quad D Flip-Flop. The device is useful for general Flip-Flop requirements where clock and clear inputs are common. The information on the D inputs is transferred to storage during the LOW-to-HIGH clock transition. The device has a Master Reset to simultaneously clear all Flip-Flops, when MR is low.

• Outputs Source/Sink 24 mA
• ′ACT175 Has TTL Compatible Inputs

Description : Quad D Flip-Flop with Master Reset

Quad D Flip-Flop with Master Reset

ON-Semiconductor
ON Semiconductor
Description : Quad Type D Flip−Flop

Quad Type D Flip−Flop
The MC14175B Quad type D flip−flop is constructed with MOS P−channel and N−channel enhancement mode devices in a single monolithic structure. Each of the four flip−flops is positive−edge triggered by a common clock input (C). An active−low reset input (R) asynchronously resets all flip−flops.

Features
•Complementary Outputs
•Static Operation
•All Inputs and Outputs Buffered
•Diode Protection on All Inputs
•Supply Voltage Range = 3.0 Vdc to 18 Vdc
•Output Compatible with Two Low−Power TTL Loads or One Low−Power Schottky TTL Load
•Functional Equivalent to TTL 74175
•Pb−Free Packages are Available*

12345678910 Next

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]