datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

P/N + Description + Content Search

Search Word's :
Description : HS SERIES SHELL SIZE 12-35mm TRADITIONAL CONNECTORS

Introduction
The HS series is generally called "metal connector", and is most widely used standard multi-pin circular connector.
Being sturdy and simple in construction, the HS connectors are stable mechanically and electrically and are employed by NTT and set manufacturers as standard parts.
For the performance of the HS series connectors, see the arrangement of the HS series  on pages 15-18.

Description : Automotive SDR SDRAM

General Description
The 128Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 134,217,728 bits. It is internally configured as a quad-bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x4’s 33,554,432-bit banks is organized as 4096 rows by 2048 columns by 4 bits. Each of the x8’s 33,554,432-bit banks is organized as 4096 rows by 1024 columns by 8 bits. Each of the x16’s 33,554,432-bit banks is organized as 4096 rows by 512 columns by 16 bits.
Read and write accesses to the SDRAM are burst-oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA[1:0] select the bank; A[11:0] select the row). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.
The 128Mb SDRAM uses an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the 2n rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a high speed, fully random access. Precharging one bank while accessing one of the other three banks will hide the PRECHARGE cycles and provide seamless, high-speed, random-access operation.
The 128Mb SDRAM is designed to operate in 3.3V memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs and outputs are LVTTL-compatible.
The devices offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks to hide precharge time, and the capability to randomly change column addresses on each clock cycle during a burst access.

Features
• PC100- and PC133-compliant
• Fully synchronous; all signals registered on positive edge of system clock
• Internal, pipelined operation; column address can be changed every clock cycle
• Internal banks for hiding row access/precharge
• Programmable burst lengths (BL): 1, 2, 4, 8, or full page
• Auto precharge, includes concurrent auto precharge and auto refresh modes
• Auto refresh mode; standard and low power
   – 64ms, 4096-cycle (industrial)
   – 16ms, 4096-cycle refresh (automotive)
• LVTTL-compatible inputs and outputs
• Single 3.3V ±0.3V power supply
• AEC-Q100
• PPAP submission
• 8D response time

Description : 256Mb: x4, x8, x16 SDRAM

GENERAL DESCRIPTION
The 256Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits. It is internally configured as a quad bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x4’s 67,108,864-bit banks is orga nized as 8,192 rows by 2,048 columns by 4 bits. Each of the x8’s 67,108,864-bit banks is orga nized as 8,192 rows by 1,024 columns by 8 bits. Each of the x16’s 67,108,864-bit banks is organized as 8,192 rows by 512 columns by 16 bits.

FEATURES
• PC66-, PC100-, and PC133-compliant
• Fully synchronous; all signals registered on positive edge of system clock
• Internal pipelined operation; column address can be changed every clock cycle
• Internal banks for hiding row access/precharge
• Programmable burst lengths: 1, 2, 4, 8, or full page
• Auto Precharge, includes CONCURRENT AUTO PRECHARGE, and Auto Refresh Modes
• Self Refresh Mode
• 64ms, 8,192-cycle refresh
• LVTTL-compatible inputs and outputs
• Single +3.3V ±0.3V power supply

Description : Relay for control panel of 1A to 10A (1c/2c/3c/4c) - HC RELAYS

FEATURES
1. Standard type and Amber sealed type
2. Rich lineup includes relays with operating indication, with diode
3. Full range of types Plug-in type, PC board type and TM type
4. Sockets and terminal sockets are available.

TYPICAL APPLICATIONS
1. Factory automation equipment and automotive devices
2. Control panels, power supply equipment, molding equipment, machine tools, welding equipment, agricultural equipment, etc.
3. Office equipment, automatic vending machines, telecommunications equipment, disaster prevention equipment, copiers, measuring devices, medical equipment, amusement devices, etc.
4. All types of household appliance

Description : LOW NOISE 150mA LDO REGULATOR

OUTLINE
The R1122N Series are voltage regulator ICs with high output voltage accuracy, extremely low supply current, low ON resistance and high ripple rejection by CMOS process. Each of these voltage regulator ICs consists of a voltage reference unit, an error amplifier, resistors, a current limit circuit, and a chip enable circuit. These ICs perform with low dropout voltage and a chip enable function.

FEATURES
Ultra-Low Supply Current.................................................TYP. 100mA
Standby Mode ...................................................................TYP. 0.1mA
Low Dropout Voltage ........................................................TYP. 0.19V (IOUT= 100mA, 3V Output type)
High Ripple Rejection .......................................................TYP. 80dB (f = 1kHz)
Low Temperature-Drift Coefficient of Output Voltage .....TYP. ±100ppm/°C
Excellent Line Regulation .................................................TYP. 0.05%/V
High Accuracy Output Voltage..........................................±2.0%
Small Package  ..................................................................SOT-23-5 (Mini-mold)
Output Voltage ...............................................................Stepwise setting with a step of 0.1V in the range of 1.5V to 5.0V is possible.
Built-in chip enable circuit (2 Types; A: active “L”, B: active “H”)
Built-in Fold-back protection circuit .................................Short Current Typ. 30mA
Pinout ................................................................................Similar to the TK112, TK111
Ceramic Capacitors are Recommendable to be used with this IC.

APPLICATIONS
Power source for cellular phones such as GSM, CDMA, PCS and so forth.
Power source for domestic appliances such as cameras, VCRs and camcorders.
Power source for battery-powered equipment.

Description : DC Brushless Fan

[SUNON]

DC Brushless Fan 80x 80 x 25mm

Description : Blackfin Embedded Processor

GENERAL DESCRIPTION
The ADSP-BF522/524/526 and ADSP-BF523/525/527 processors are members of the Blackfin family of products, incorporating the Analog Devices/Intel Micro Signal Architecture (MSA). Blackfin processors combine a dual-MAC state-ofthe-art signal processing engine, the advantages of a clean, orthogonal RISC-like microprocessor instruction set, and single-instruction, multiple-data (SIMD) multimedia capabilities into a single instruction-set architecture.

FEATURES
   Up to 600 MHz high-performance Blackfin processor
      Two 16-bit MACs, two 40-bit ALUs, four 8-bit video ALUs,
         40-bit shifter
      RISC-like register and instruction model for ease of
         programming and compiler-friendly support
      Advanced debug, trace, and performance monitoring
   Accepts a wide range of supply voltages for internal and I/O
      operations. See Operating Conditions for
      ADSP-BF523/525/527 on Page 29 and Operating
      Conditions for ADSP-BF522/524/526 on Page 27
   Programmable on-chip voltage regulator
      (ADSP-BF523/525/527 processors only)
   289-ball (12 mm x 12 mm) and 208-ball (17 mm x 17 mm)
      CSP_BGA packages

MEMORY
   132K bytes of on-chip memory:
      (See Table 1 on Page 3 for L1 and L3 memory size details)
   External memory controller with glueless support for SDRAM
      and asynchronous 8-bit and 16-bit memories
   Flexible booting options from external flash, SPI, and TWI
      memory or from host devices including SPI, TWI, and UART
   Code Security with LockboxTM Secure Technology
      One-Time-Programmable (OTP) Memory
   Memory management unit providing memory protection

PERIPHERALS
   USB 2.0 high speed on-the-go (OTG) with Integrated PHY
   IEEE 802.3-compliant 10/100 Ethernet MAC
   Parallel peripheral interface (PPI), supporting ITU-R 656
      video data formats
   Host DMA port (HOSTDP)
   Two dual-channel, full-duplex synchronous serial ports
      (SPORTs), supporting eight stereo I2S channels
   12 peripheral DMAs, 2 mastered by the Ethernet MAC
   Two memory-to-memory DMAs with external request lines
   Event handler with 54 interrupt inputs
   Serial peripheral interface (SPI) compatible port
   Two UARTs with IrDA® support
   Two-wire interface (TWI) controller
   Eight 32-bit timers/counters with PWM support
   32-bit up/down counter with rotary support
   Real-time clock (RTC) and watchdog timer
   32-bit core timer
   48 general-purpose I/Os (GPIOs), with programmable
      hysteresis
   NAND flash controller (NFC)
   Debug/JTAG interface
   On-chip PLL capable of 0.5to 64 frequency multiplication

Part Name(s) : STK4192 STK4192II
SANYO
SANYO -> Panasonic
Description : AF Power Amplifier (Split Power Supply) (50W + 50W min, THD = 0.4%)

AF Power Amplifier (Split Power Supply)
(50W + 50W min, THD = 0.4%)

Features
• The STK4102II series (STK4192II) and STK4101V series (high-grade type) are pin-compatible in the out put range of 6W to 50W and enable easy design.
• Small-sized package whose pin assignment is the same as that of the STK4101II series
• Built-in muting circuit to cut off various kinds of pop noise
• Greatly reduced heat sink due to substrate temperature 125°C guaranteed
• Excellent cost performance

 

Description : MICRO™ Very Fast-Acting Fuse

Description
Developed originally for the U.S. Space Program, MICRO™ fuse provides reliability in a compact design. The MICRO™ fuse is available in plug–in or radial lead styles and a complete range of ampere ratings from 1/500 to 5A to suit a wide variety of design needs.

Features
• Military grade available
• High breaking capacity
• Clear cover option to view fuse element status
• Available from very low ampere of 2mA to 5A
• Plug-in with short or long leads option

Applications
• Printed circuit boards and similar equipment
• Electronic components

Part Name(s) : STK433-760-E
SANYO
SANYO -> Panasonic
Description : 2-channel class AB audio power IC, 50W+50W

Overview
The STK433-760-E is a hybrid IC designed to be used in 50W ×50W (2-channel) class AB audio power amplifiers.

Features
•Miniature package (47.0mm ×25.6mm ×9.0mm)
•Output load impedance: RL= 6Ω to 4Ω supported
•Built-in stand-by circuit, output limiting circuit for substrate overheating, and load short-circuit protection circuit constituted by monolithic ICs

Applications
•Audio power amplifiers.
 

12345678910 Next

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]