Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

P/N + Description + Content Search

Search Word's :
Part Name(s) : LA78141 LA78141-E
SANYO -> Panasonic
Description : Bus Supported TV Display Vertical Output

Part Number : LA78141, LA78141-E
Function : Vertical Output, Vertical Drive, Pump-up
Package : TO-220-7H Plastic Type
Applications : Bus Supported TV Display Vertical Output
Manufacturers : Sanyo Semiconductor

The LA78141 is a Vertical deflection Output IC for high image quality TV and CRT displays that supports the use of a bus control system signal-processing IC.
The sawtooth waveform from the bus control system signal-processing IC can directly drive the deflection yoke (including the DC component). Color TV Vertical deflection system adjustment functions can be controlled over a bus system by connecting the LA78141N to a Sanyo LA768X series or LA769XX series bus control system signal-processing IC.


LA78141 Pinout
1.Invertin Input
3.Pump Up Out
6.Output  Stage VCC
7.Non Inv.Input Multimedia MiscVertical Output IC

Part Name(s) : NTE7134
NTE Electronics
Description : Integrated Circuit Horizontal and Vertical Deflection Controller for Monitors

The NTE7134 is a high performance and efficient solution for autosync monitors in a 32–Lead DIP type package. The concept is fully DC controllable and can be used in applications with a microcontroller and stand–alone in rock bottom solutions.
This device provides synchronization processing, H + V synchronization with full autosync capability, and very short setting times after mode changes. External power components are givena great deal of protection. The IC generates the drive waveforms for DC–coupled Vertical boosters.
The NTE7134 provides ectended functions e.g. as a flexible SMPS block and an extensive set of geometry control facilities, providing excellent picture quality.

Concept Features
● Full Horizontal (H) Plus Vertical (V) Autosync Capability
● Completely DC Controllable for Analog and Digital Concepts
● Excellent Geometry Control Functions (e.g. Automatic Correction of East–West (EW) Parabola During Adjustment of Vertical Size and Vertical Shift)
● Felxible Switched Mode Power Supply (SMPS) Function Block for Feedback and Feed Forward Converters.
● X–Ray Protection
● Start–Up and Switch–Off Sequences for safe Operation of All Power Components
● Very Good Vertical Linearity
● Internal Supply Voltage Stabilization

Synchronization Inputs
● Can Handle All Sync Signals (Horizontal, Vertical, Composite and Sync–On–Video)
● Combined Output for Video Clamping, Vertical Blanking and Protection Blanking
● Start of Video Clamping Pulses Externally Selectable

Horizontal Section
● Extremely Low Jitter
● Frequency Locked Loop for Smooth Catching of Line Frequrncy
● Simple Frequency Preset of fmin and fmax by External Resistors
● DC Controllable Wdie Range Linear Picture Position
● Soft Start for Horizontal Driver

Vertical Section
Vertical Amplitude Independent of Frequency
● DC Controllable Picture Height, Picture Position and S–Correction
● Differential Current Outputs for DC Coupling to Vertical Booster

EW Section
Output for DC Adjustable EW Parabola
● DC Controllable Picture Width and Trapezium Correction
● Optional Tracking of EW Parabola with Line Frequency
● Prepared for Additional DC Controls of Vertical Linearity, EW–Corner, EW Pin Balance, EW Parallelogram, Vertical Focus by Extended Application

Description : Shortform Data and Cross References (Misc Datasheets)

Shortform Data and Cross References (Misc Datasheets)

Part Name(s) : NTE1632
NTE Electronics
Description : Integrated Circuit Vertical/Horizontal Sync Separator

The NTE1632 separates the horizontal and Vertical sync pulses from the composite TV video signal and uses them to synchronize Vertical and horizontal oscillators. The NTE1632 is supplied in a 18−Lead DIP type package.

 Horizontal sync separator & noise inverter
 Horizontal oscillator
 Horizontal phase detector (sync to oscillator)
 Horizontal Output stage
 Inhibit of horizontal phase detector & video transmitter identification circuit during Vertical oscillator flyback
 Stabilizer & supply circuit for staring the horizontal oscillator & Output stage directly from the mains rectifier
 Duty factor of horizontal Output pulse is 50% when flyback pulse is absent
 Vertical sync separator
 Vertical comparator with internal 3% precorrection circuit for Vertical oscillator/sawtooth generator
 Vertical driver stage
 Vertical blanking pulse generator with external adjustment of pulse duration (50Hz: 21 lines: 60Hz: 17 lines)
 Vertical guard circuit
 Bandgap 6.5V reference voltage for Vertical oscillator & comparator
 Synchronized Vertical oscillator/sawtooth generator (synchronization inhibited when no video transmitter is detected)
 Time constant switch for phase detector (fast time constant during catching)
 Slow time constant for noise only conditions
 Time constant externally switchable (e.g. fast for VCR)
 Second phase detector for storage compensation of horizontal deflection stage
 Sandcastle pulse generator (3 levels)
 Video transmitter identification circuit
 Internal circuit for 3% parabolic precorrection of the oscillator/sawtooth generator. Comparator supplied with precorrected sawtooth & external feedback input


Part Name(s) : LC74736PT
SANYO -> Panasonic
Description : CMOS IC On-Screen Display Controller

The LC74736PT is an on-screen display CMOS IC that displays characters and patterns on a TV screen under the control of a microcontroller.
For QVGA display, the LC74736PT supports the use of both a 16 × 16 dot character font and a 16 × 16 dot graphic font with 16 colors.
For WVGA display, the LC74736PT supports the use of both a 24 × 32 dot character font and a 24 × 32 dot graphic font with 16 colors.
The LC74736PT can also implement extremely varied displays by the use of an external ROM.
The LC74736PT supports both QVGA (480×234) and WVGA (800×480).

(1) Screen structure
   Main: 2 screens (1 screen for WVGA display)
      30 characters×15 lines (up to 450 characters) on a QVGA panel
      33 characters×15 lines (up to 495 characters) on a WVGA panel
      (Up to 34 characters×18 lines)
   Wallpaper display screen:
      QVGA mode: maximum Permanent repetition of a 4×4 (horizontal×Vertical) character pattern
      WVGA mode: maximum Permanent repetition of a 2×2 (horizontal×Vertical) character pattern
(2) Character structure
   QVGA mode: About 9MHz
      16 dots (horizontal) ×16 dots (Vertical): Character display
      16 dots (horizontal) ×16 dots (Vertical): Graphic glyph display
   WVGA mode: About 33.2MHz
      24 dots (horizontal) ×32 dots (Vertical): Character display
      24 dots (horizontal) ×32 dots (Vertical): Graphic glyph display
   Character display clock:
      LC oscillator (about 10MHz)
      External clock signal input (up to 40MHz)
      Built-in PLL (VCO) (7 to 40MHz)
(3) Number of characters
   QVGA mode
      Up to 16384 characters when an external 16-bit 16M ROM is used.
   WVGA mode
      Up to 4096 characters when an external 16-bit 16M ROM is used.
         No internal ROM
         Internal character RAM QVGA: 4 characters, WVGA: 1 character
(4) Character sizes: Four horizontal sizes (1×, 2×, 3×, and 4×)
                         Four Vertical sizes (1×, 2×, 3×, and 4×)
                         (The character size is specified in line units.)
(5) Display start positions: 1024 positions in the horizontal direction and 512 positions in the Vertical direction.
   Setting units: Horizontal: 1 dot (in screen units)
                     Vertical: 1 dot (in screen units)
(6) Display functions
   • Blinking specification (in character units)
      Period: 1/64, 1/32, and 1/16 of the Vertical sync signal (in screen units)
      Duty: Fixed at 50%
   • Box (raised or recessed) display
      Raised/recessed specification (in character units)
      Left: Off/on specification (in character units)
      Right: Off/on specification (in character units)
      Top: Off/on specification (in character units)
      Bottom: Off/on specification (in character units)
   • Border specification (in line units): Only valid with glyphs from the character font.
(7) Color specification
      • Character color (in character units): 1 of 16 colors can be specified.
      • Character background color (in character units): 1 of 16 colors can be specified.
      • Border color (in line units): 1 of 16 colors can be specified.
      • 16 types can be specified by ROM data
   Graphic 2
      • 16 types can be specified by ROM data
        1 color type can be changed.
   Graphic 3
      • 16 types can be specified by ROM data
        1 color table type can be changed.
      • Box (raised or recessed) color (line units): 1 of 16 colors can be specified.
      • Background color (screen units): 1 of 16 colors can be specified.
(8) Color table (palette)
   • Sixteen colors can be selected from a set of 4096 colors (One of which is specified to be transparent.)
   • Number of color tables: 4. This allows up to 64 colors to be displayed at the same time.
(9) Wallpaper screen (Graphics glyphs only)
   Wallpaper display: Repeated display under the main screen
      (up to 4 characters horizontally by 4 characters Vertically).
   Sprite character display: Displayed above the main screen
      (up to 4 characters horizontally by 4 characters Vertically).
(10) Line spacing control
   0-15 scan lines (in line units)
(11) Output
   Analog RGB Output( to 20MHz)
   Digital RGB Output (4 bits per color)
   BLK (OSD display period signal)


Part Name(s) : NTE1664
NTE Electronics
Description : Integrated Circuit TV Hotizontal/Vertical Sync Signal Processor

The NTE1664 is a silicon monolithic integrated circuit in a 22–Lead DIP type package designed for use as a horizontal deflection circuit and Vertical deflection circuit for color TV sets. This device contains two synchronization signal separators, a Vertical oscillator, Vertical sawtooth shaper, Vertical pre–driver, Vertical retrace blanking pulse generator, horizontal AFC, horizontal oscillator, horizontal pre–driver, and an abnormal high voltage prevention circuit.

• Two Synchronous Signal Separators for Very Stable Synchronization (Horizontal and Vertical Signals are Independent of Each Other)
• Remarkably Improved Interlace Tracking due to Separate Wiring of Horizontal and Vertical Sections
• Wide Range of Vertical Retrace Blanking Time due to Adjust Pin
• Very Low Oscillation Frequency Drift of Vertical and Horizontal Oscillator Against Ambient Temperature


Description : BlueCore® 5-Multimedia External Fully Qualified Single-chip Bluetooth® v2.1 + EDR System

[Cambridge Silicon Radio Limited]

General Description
The _äìÉ`çêÉ∆RJjìäíáãÉÇá~=bñíÉêå~ä is a product from CSRs Connectivity Centre. It is a single-chip radio and baseband IC for Bluetooth 2.4GHz systems.
BlueCore5‑Multimedia External interfaces up to 32Mb of external flash memory. When used with the CSR Bluetooth stack, it provides a fully compliant Bluetooth v2.1 + EDR specification system for data and voice.
BlueCore5‑Multimedia External contains the Kalimba DSP coprocessor with double the MIPS of BlueCore3‑Multimedia External, supporting enhanced audio applications.

■ Fully qualified Bluetooth v2.1 + EDR specification system
■ Best-in-class Bluetooth radio with 8dBm transmit power and -90dBm receive sensitivity
■ 64MIPS Kalimba DSP coprocessor
■ 16-bit internal stereo codec: 95dB SNR for DAC
■ Low-power 1.5V operation, 1.8V to 3.6V I/O
■ Integrated 1.5V and 1.8V linear regulators
■ Integrated switch-mode regulator
■ Integrated battery charger
■ USB, I²C and UART with dual-port bypass mode to 4Mbits/s
■ Supports up to 32Mb of external flash memory (8Mb typical requirement)
■ Multi-configurable I²S, PCM or SPDIF interface
■ Enhanced audibility and noise cancellation
■ 8 x 8 x 1.2mm, 0.5mm pitch 169-ball TFBGA
■ Support for IEEE 802.11 coexistence
■ Green (RoHS compliant and no antimony or halogenated flame retardants)

■ High-quality stereo wireless headsets
■ High-quality mono headsets
■ Hands-free car kits
■ Wireless speakers
■ VoIP handsets
■ Analogue and USB Multimedia dongles
■ Bluetooth automotive wireless gateways

Description : Sync Separator with Horizontal Output

The EL1883 video sync separator is manufactured using Elantec’s high performance analog CMOS process. This device extracts sync timing information from both standard and non-standard video input and also in the presence of Macrovision pulses. It provides composite sync, Vertical sync, burst/back porch timing, and horizontal Outputs. Fixed 70mV sync tip slicing provides sync edge detection when the video input level is between 0.5VP-P and 2VP-P (sync tip amplitude 143mV to 572mV). A single external resistor sets all internal timing to adjust for various video standards. The composite sync Output follows video in sync pulses and a Vertical sync pulse is Output on the rising edge of the first Vertical serration following the Vertical pre-equalizing string. For non-standard Vertical inputs, a default Vertical pulse is Output when the Vertical signal stays low for longer than the Vertical sync default delay time. The horizontal Output gives horizontal timing with pre/post equalizing pulses.
The EL1883 is available in an 8-pin SO package and is specified for operation over the full -40°C to +85°C temperature range.

• NTSC, PAL, SECAM, non-standard video sync separation
• Fixed 70mV slicing of video input levels from 0.5VP-P to 2VP-P
• Low supply current - 1.5mA typ.
• Single 3V to 5V supply
• Composite sync Output
Vertical Output
• Horizontal Output
• Burst/back porch Output
• Macrovision compatible
• Available in 8-pin SO package
• Pb-Free plus anneal available (RoHS compliant)

• Video amplifiers
• PCMCIA applications
• A/D drivers
• Line drivers
• Portable computers
• High speed communications
• RGB applications
• Broadcast equipment
• Active filtering


Part Name(s) : BCM2132
Broadcom Corporation

The BCM2132 EDGE/GPRS/GSM baseband processor offers a high level of system integration, performance, and features for nextgeneration wireless Multimedia handsets and data modules. For lowpower consumption, accelerators are extensively used for certain necessary computation-intensive functions.
The BCM2132 contains all analog and digital EDGE/GPRS/GSM baseband processing functions on a single CMOS chip. Interface functions and drivers are integrated to enable auxiliary components such as microphone, speaker, and SIM to connect directly to the chip.
The Broadcom reference design is based on the industry-proven ARM9 RISC and TeakLite DSP cores, and Type Approved protocol stack software. The platform is well suited for support of Multimedia handset features, such as MMS, WAP2.0 browser, and Java applications.

• Single mixed-signal package options:
    • 256 pin FBGA @ 14 x 14 mm
    • 276 pin FBGA @ 12 x 12 mm
• GSM voice handset capabilities: FR/EFR/HR/AMR
• GSM850, E-GSM900, GSM1800, and GSM1900 bands
• EDGE/GPRS Mobile Class B (multi-slot Class 10)
• All data modes for EDGE, HSCSD, and GPRS
• Incremental redundancy function
• 8PSK MAP equalizer
• ARM926EJ with support for Jazelle KVM acceleration
• Standard CCIR-656 video port/camera interface
• Color LCD parallel interface with graphics accelerator and video postprocessor
Multimedia Card (MMC) and Secure Digital (SD) I/F
• High resolution stereo audio DAC I/F
• USB 1.1 interface
• Low-power design: 3V I/O and 2.5V core
• Flexible audio circuitry
    • Noise suppression and echo cancellation for car/speaker phone
    • Sidetone/microphone amplification control
    • High Output speaker driver
• Real-time clock and alarm
• DMA controller (2-channel)
• NOR Flash and SRAM, or NAND Flash and SDRAM I/F

• GSM and GPRS always-on Multimedia handsets
• Wireless Internet (high-speed multislot EDGE)
• Modems for wireless mobile computing

Part Name(s) : BCM2153
Broadcom Corporation
Description : 7.2-MBPS HEDGE 65-nm Multimedia BASEBAND PROCESSOR

The BCM2153 single chip HEDGE Multimedia baseband processor, features WCDMA, 7.2-Mbps HSDPA and EDGE Class 12 capability to provide full support for 2G and 3G voice and high-speed data. Full inter RAT operation is supported for seamless global roaming on EDGE/GPRS/GSM and HSDPA/WCDMA networks worldwide.
The BCM2153 integrates all Multimedia, analog and stereo audio functions on a single, monolithic piece of silicon, which avoids the added cost of die-stacking and provides for lower power operation and lower BOM cost.

• General characteristics
• Single-chip, single-die, 7.2-Mbps HSDPA/EDGE baseband processor
• Complete system-on-a-chip, high-end Multimedia with advanced audio, high-speed 480-Mbps USB 2.0 OTG, full mixed-signal support for speakers, Hi-Fi stereo audio amplifiers and USB transceivers, full security and DRM, and high performance 312-MHz ARM11™ applications processor
• Advanced release 6 compliant equalizer and 208-Mhz ARM9™ for communications
• Utilizes the lowest cost, lowest power 65-nm digital CMOS process
• Compact 13 mm x 13 mm 517-pin FBGA package for low-cost PCB design
Multimedia capabilities
• Supports up to 3.2-Mpixel camera
• 30-fps full-rate H.264, H.263, WMV9, and MPEG4 at high quality QVGA resolution
• Supports both encode and decode at H.264, for best quality and memory usage
• Up to 262K colors, dual-panel display support
• Extensive graphics, video, and imaging hardware acceleration blocks
• Digital TV out (CCIR6601)
• Extensive mixed-signal integration and advanced audio
• On-chip mixed-signal transceivers for 480-Mbps USB2.0 OTG
• On-chip 400-mW stereo amplifiers for speaker phone or ringer
• On-chip Hi-Fi stereo audio DACs and 100-mW amplifiers for MP3/audio
• On-chip digital audio mixing and 5-band equalizer
• Integrated 64-tone polyphonic ringer
• Integrated MP3, AAC, AAC+, eAAC, WMA and W-AMR codecs
• Downloadable codec capability with on-chip SRAM
• Signal and voice quality
• Broadcom M-Stream technology delivers up to 3dB better signal quality
• SAIC support for voice, data, echo cancelling, and noise suppression
• >95-dB SNR for Hi-Fi stereo audio

• Mobile handsets and smartphones


12345678910 Next

All Rights Reserved©  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]