datasheetbank_Logo     Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

P/N + Description + Content Search

Search Words :

Part Name(s) : SK100EP111 Semtech
Semtech Corporation
Description : Low-Voltage 1:10 DIFFERENTIAL ECL/PECL/HSTL CLOCK DRIVER View

Description
The SK100EP111 is a low skew 1-to-10 diffferential DRIVER, designed with CLOCK distribution in mind. It accepts two CLOCK sources into an input multiplexer. The ECL/PECL input signals can be either DIFFERENTIAL or single-ended if the VBB output is used. HSTL inputs can be used when the EP111 is operating under PECL conditions. The selected signal is fanned out to 10 identical DIFFERENTIAL outputs.

Features
• 100 ps Part-to-Part Skew
• 35 ps Output-to-Output Skew
DIFFERENTIAL Design
• VBB Output
• Low Voltage VEE Range of —2.375 to —3.8V for ECL
• Low Voltage VCC Range of +2.375 to +3.8V for PECL and HSTL
• 75 KΩ Input Pulldown Resistors
ECL/PECL Outputs

Part Name(s) : SK10EP111 Semtech
Semtech Corporation
Description : Low-Voltage 1:10 DIFFERENTIAL ECL/PECL/HSTL CLOCK DRIVER View

Description
The SK10EP111 is a low skew 1-to-10 diffferential DRIVER, designed with CLOCK distribution in mind. It accepts two CLOCK sources into an input multiplexer. The ECL/PECL input signals can be either DIFFERENTIAL or single-ended if the VBB output is used. HSTL inputs can be used when the EP111 is operating under PECL conditions. The selected signal is fanned out to 10 identical DIFFERENTIAL outputs.

Features
• 100 ps Part-to-Part Skew
• 35 ps Output-to-Output Skew
DIFFERENTIAL Design
• VBB Output
• Low Voltage VEE Range of —2.375 to —3.8V for ECL
• Low Voltage VCC Range of +2.375 to +3.8V for PECL and HSTL
• 75 KΩ Input Pulldown Resistors
ECL/PECL Outputs

Part Name(s) : MC100LVEP14DT MC100LVEP14DTR2 ON-Semiconductor
ON Semiconductor
Description : 2.5V / 3.3V1:5 DIFFERENTIAL ECL/PECL/HSTL CLOCK DRIVER View

Description
The MC100LVEP14 is a low skew 1−to−5 DIFFERENTIAL DRIVER, designed with CLOCK distribution in mind, accepting two CLOCK sources into an input multiplexer. The ECL/PECL input signals can be either DIFFERENTIAL or single−ended (if the VBB output is used). HSTL inputs can be used when the LVEP14 is operating under PECL conditions.
The LVEP14 specifically guarantees low output−to−output skew. Optimal design, layout, and processing minimize skew within a device and from device to device.
To ensure that the tight skew specification is realized, both sides of any DIFFERENTIAL output need to be terminated identically into 50 Ω even if only one output is being used. If an output pair is unused, both outputs may be left open (unterminated) without affecting skew.

Features
• 100 ps Device−to−Device Skew
• 25 ps Within Device Skew
• 400 ps Typical Propagation Delay
• Maximum Frequency > 2 GHz Typical
• The 100 Series Contains Temperature Compensation
• PECL and HSTL Mode:
   VCC = 2.375 V to 3.8 V with VEE = 0 V
• NECL Mode:
   VCC = 0 V with VEE = −2.375 V to −3.8 V
• LVDS Input Compatible
• Open Input Default State
• Pb−Free Packages are Available*

 

Part Name(s) : MC100LVEP14 MC100LVEP14DTG MC100LVEP14DTR2G ON-Semiconductor
ON Semiconductor
Description : 2.5V / 3.3V?1:5 DIFFERENTIAL ECL/PECL/HSTL CLOCK DRIVER View

Description
The MC100LVEP14 is a low skew 1−to−5 DIFFERENTIAL DRIVER, designed with CLOCK distribution in mind, accepting two CLOCK sources into an input multiplexer. The ECL/PECL input signals can be either DIFFERENTIAL or single−ended (if the VBB output is used). HSTL inputs can be used when the LVEP14 is operating under PECL conditions. The LVEP14 specifically guarantees low output−to−output skew. Optimal design, layout, and processing minimize skew within a device and from device to device.
To ensure that the tight skew specification is realized, both sides of any DIFFERENTIAL output need to be terminated identically into 50 Ω even if only one output is being used. If an output pair is unused, both outputs may be left open (unterminated) without affecting skew.

Features
• 100 ps Device−to−Device Skew
• 25 ps Within Device Skew
• 400 ps Typical Propagation Delay
• Maximum Frequency > 2 GHz Typical
• The 100 Series Contains Temperature Compensation
• PECL and HSTL Mode:
   VCC = 2.375 V to 3.8 V with VEE = 0 V
• NECL Mode:
   VCC = 0 V with VEE = −2.375 V to −3.8 V
• LVDS Input Compatible
• Open Input Default State
• These Devices are Pb−Free and are RoHS Compliant

 


Part Name(s) : MAX9320B MAX9320BESA MAX9320BEUA MaximIC
Maxim Integrated
Description : 1:2 DIFFERENTIAL PECL/ECL/LVPECL/LVECL CLOCK and Data DRIVER View

General Description
The MAX9320B low-skew, 1-to-2 DIFFERENTIAL DRIVER is designed for CLOCK and data distribution. The input is reproduced at two DIFFERENTIAL outputs. The DIFFERENTIAL input can be adapted to accept single-ended inputs by applying an external reference voltage.

Features
♦ Improved Second Source of the MC10EP11D
♦ +3.0V to +5.5V DIFFERENTIAL PECL/LVPECL Operation
♦ -3.0V to -5.5V ECL/LVECL Operation
♦ Low 22mA Supply Current
♦ 20ps Part-to-Part Skew
♦ 6ps Output-to-Output Skew
♦ 208ps Propagation Delay
♦ Minimum 300mV Output at 3GHz
♦ Outputs Low for Open Input
♦ ESD Protection >2kV (Human Body Model)

Applications
    Precision CLOCK Distribution
    Low-Jitter Data Repeater
    Protection Switching

Part Name(s) : MAX9321B MAX9321BESA MAX9321BEUA MaximIC
Maxim Integrated
Description : DIFFERENTIAL PECL/ECL/LVPECL/LVECL Receiver/DRIVER View

General Description
The MAX9321B low-skew DIFFERENTIAL receiver/DRIVER is designed for CLOCK and data distribution. The DIFFERENTIAL input can be adapted to accept a single-ended input by connecting the on-chip VBB supply to an input as a reference voltage.
The MAX9321B features ultra-low propagation delay (172ps) and part-to-part skew (20ps) with 24mA maximum supply current, making this device ideal for CLOCK buffering or repeating. For interfacing to DIFFERENTIAL PECL and LVPECL signals, these devices operate over a +3.0V to +5.5V supply range, allowing high-performance CLOCK and data distribution in systems with a nominal 3.3V or 5.0V supply. For DIFFERENTIAL ECL and LVECL operation, this device operates from a -3.0V to -5.5V supply.
The MAX9321B is offered in industry-standard 8-pin SO and TSSOP packages.

Features
♦ Improved Second Source of the MC10EP16D
♦ +3.0V to +5.5V DIFFERENTIAL PECL/LVPECL Operation
♦ -3.0V to -5.5V DIFFERENTIAL ECL/LVECL Operation
♦ Low 17mA Supply Current
♦ 20ps Part-to-Part Skew
♦ 172ps Propagation Delay
♦ Minimum 300mV Output at 3GHz
♦ Output Low for Open Input
♦ ESD Protection >2kV (Human Body Model)
♦ On-Chip Reference for Single-Ended Input

Applications
  Precision CLOCK Buffer
  Low-Jitter Data Repeater

 

Part Name(s) : MC100LVEP111 MC100LVEP111FA MC100LVEP111FAG MC100LVEP111FAR2 MC100LVEP111FARG MC100LVEP111MNG MC100LVEP111MNRG ON-Semiconductor
ON Semiconductor
Description : 2.5V / 3.3V1:10 DIFFERENTIAL ECL/PECL/HSTL CLOCK DRIVER View

Description
The MC100LVEP111 is a low skew 1−to−10 DIFFERENTIAL DRIVER, designed with CLOCK distribution in mind, accepting two CLOCK sources into an input multiplexer. The PECL input signals can be either DIFFERENTIAL or single−ended (if the VBB output is used). HSTL inputs can be used when the LVEP111 is operating under PECL conditions.
The LVEP111 specifically guarantees low output−to−output skew. Optimal design, layout, and processing minimize skew within a device and from device to device

Features
• 85 ps Typical Device−to−Device Skew
• 20 ps Typical Output−to−Output Skew
• Jitter Less than 1 ps RMS
• Maximum Frequency > 3 Ghz Typical
• VBB Output
• 430 ps Typical Propagation Delay
• The 100 Series Contains Temperature Compensation
• PECL and HSTL Mode Operating Range: VCC = 2.375 V to 3.8 V with VEE = 0 V
• NECL Mode Operating Range: VCC = 0 V with VEE = −2.375 V to −3.8 V
• Open Input Default State
• LVDS Input Compatible
• Fully Compatible with MC100EP111
• Pb−Free Packages are Available

 

Part Name(s) : MC100E210 MC100LVE210 MC100E210FN MC100LVE210FN Motorola
Motorola => Freescale
Description : Low Voltage Dual 1:4, 1:5 DIFFERENTIAL Fanout Buffer ECL/PECL Compatible View

Low Voltage Dual 1:4, 1:5 DIFFERENTIAL Fanout Buffer ECL/PECL Compatible

The MC100LVE210 is a low voltage, low skew dual DIFFERENTIAL ECL fanout buffer designed with CLOCK distribution in mind. The device features two fanout buffers, a 1:4 and a 1:5 buffer, on a single chip. The device features fully DIFFERENTIAL CLOCK paths to minimize both device and system skew. The dual buffer allows for the fanout of two signals through a single chip, thus reducing the skew between the two fundamental signals from a part–to–part skew down to an output–to–output skew. This capability reduces the skew by a factor of 4 as compared to using two LVE111’s to accomplish the same task. The MC100LVE210 works from a –3.3V supply while the MC100E210 provides identical function and performance from a standard –4.5V 100E voltage supply.

• Dual DIFFERENTIAL Fanout Buffers
• 200ps Part–to–Part Skew
• 50ps Typical Output–to–Output Skew
• Low Voltage ECL/PECL Compatible
28–lead PLCC Packaging

Part Name(s) : MC100EP111 MC100EP111FA Motorola
Motorola => Freescale
Description : LOW?VOLTAGE 1:10 DIFFERENTIAL ECL/PECL CLOCK DRIVER View

The MC100EP111 is a low skew 1–to–10 DIFFERENTIAL DRIVER, designed with CLOCK distribution in mind. It accepts two CLOCK sources into an input multiplexer. The input signals can be either DIFFERENTIAL or single–ended if the VBB output is used. The selected signal is fanned out to 10 identical DIFFERENTIAL outputs.

• 100ps Part–to–Part Skew
• 35ps Output–to–Output Skew
DIFFERENTIAL Design
• VBB Output
• Voltage and Temperature Compensated Outputs
• Low Voltage VEE Range of –2.375 to –3.8V
• 75kΩ Input Pulldown Resistors

1

2345678910 Next

All Rights Reserved © datasheetbank.com 2014 - 2020 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]