datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name  

P/N + Description + Content Search

Search Words :

Part Name(s) : HD74LS163A HD74LS163AP HD74LS163AFPEL HD74LS163ARPEL Renesas
Renesas Electronics
Description : Synchronous 4-BIT BINARY COUNTER (direct CLEAR)

Synchronous 4-BIT BINARY COUNTER (direct CLEAR)

This synchronous 4-BIT BINARY COUNTER features an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs changes coincident WITH each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated WITH ASYNCHRONOUS (ripple clock) COUNTERs. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform. This COUNTER is fully programmable; that is, the output may be preset to either level.

View
Part Name(s) : 74ACT11867 74ACT11867DW 74ACT11867DWR 74ACT11867NT TI
Texas Instruments
Description : SYNCHRONOUS 8-BIT UP/DOWN BINARY COUNTER WITH ASYNCHRONOUS CLEAR

description
The 74ACT11867 is a synchronous presettable BINARY COUNTER featuring an internal carry look-ahead for cascading in high-speed counting applications. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident WITH each other when so instructed by the count-enable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated WITH ASYNCHRONOUS (ripple-clock) COUNTERs. A buffered clock (CLK) input triggers the eight flip-flops on the rising (positive-going) edge of the clock waveform.

● Inputs Are TTL-Voltage Compatible
ASYNCHRONOUS CLEAR
● Fully Independent Clock Circuit Simplifies Use
● Flow-Through Architecture Optimizes PCB Layout
● Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise
● EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
● 500-mA Typical Latch-Up Immunity at 125°C

View
Part Name(s) : HD74HC160 HD74HC160FPEL HD74HC160P HD74HC160RPEL HD74HC161 HD74HC161FPEL HD74HC161P HD74HC161TELL HD74HC162 HD74HC162FPEL HD74HC162P HD74HC162RPEL HD74HC163 HD74HC163FPEL HD74HC163P HD74HC163RPEL Renesas
Renesas Electronics
Description : Synchronous Decade COUNTER (Direct CLEAR)/Synchronous 4-BIT BINARY COUNTER (Direct CLEAR)/Synchronous Decade COUNTER (Synchronous CLEAR)/Synchronous 4-BIT BINARY COUNTER (Synchronous CLEAR)

Description
The HD74HC160 and the HD74HC162 are 4 bit decade COUNTERs, and the HD74HC161 and the HD74HC163 are 4 bit BINARY COUNTERs All flip-flops are clocked simultaneously on the low to high to transition (positive edge) of the clock input waveform.
These COUNTERs may be preset using the load input. Presetting ofall four flip-flops is synchronous to the rising edge of clock. When load is held low counting is disabled and the data on the A, B, C, and D inputs is loaded into the COUNTER on the rising edge of clock. If the load input is taken high before the positive edge of clock the count operation will be unaffected.

Features
•  High Speed Operation: tpd(Clock to Q) = 18 ns typ (CL= 50 pF)
•  High Output Current: Fanout of 10 LSTTL Loads
•  Wide Operating Voltage: VCC= 2 to 6 V
•  Low Input Current: 1 µA max
•  Low Quiescent Supply Current: ICC(static) = 4 µA max (Ta = 25°C)

View
Part Name(s) : HD74HC160 HD74HC160P HD74HC161 HD74HC161P HD74HC162 HD74HC162P HD74HC163 HD74HC163P Hitachi
Hitachi -> Renesas Electronics
Description : Synchronous Decade COUNTER (Direct CLEAR)/Synchronous 4-BIT BINARY COUNTER (Direct CLEAR)/Synchronous Decade COUNTER (Synchronous CLEAR)/Synchronous 4-BIT BINARY COUNTER (Synchronous CLEAR)

Description
The HD74HC160 and the HD74HC162 are 4 bit decade COUNTERs, and the HD74HC161 and the HD74HC163 are 4 bit BINARY COUNTERs All flip-flops are clocked simultaneously on the low to high to transition (positive edge) of the clock input waveform.
These COUNTERs may be preset using the load input. Presetting of all four flip-flops is synchronous to thte rising edge of clock. When load is held low counting is disabled and the data on the A, B, C, and D inputs is loaded into the COUNTER on the rising edge of clock. If the load input is taken high before the positive edge of clock the count operation will be unaffected.

Features
•  High Speed Operation: tpd(Clock to Q) = 18 ns typ (CL= 50 pF)
•  High Output Current: Fanout of 10 LSTTL Loads
•  Wide Operating Voltage: VCC= 2 to 6 V
•  Low Input Current: 1 µA max

 

View
Part Name(s) : HD74LS161A HD74LS161AFP HD74LS161AFPEL HD74LS161AP HD74LS161ARP HD74LS161ARPEL Renesas
Renesas Electronics
Description : Synchronous 4-BIT BINARY COUNTER (direct CLEAR)

This synchronous 4-BIT BINARY COUNTER features an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs changes coincident WITH each other when so instructed by the count-enable inputs and internal gating. This mode is operation eliminates the output counting spikes that are normally associated WITH ASYNCHRONOUS (ripple clock) COUNTERs. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform. This COUNTER is fully programmable; that is, the output may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the COUNTER and causes the outputs to agree WITH the setup data after the next clock pulse regardless of the levels of the enable inputs. Low-to-high transitions at the load input should be avoided when the clock is low if the enable inputs are high at or before the transition. The CLEAR function is ASYNCHRONOUS and a low level at the CLEAR input sets all four of the flip-flop outputs low regardless of the levels of clock, load, or enable inputs. The carry look-ahead circuitry provides for cascading COUNTERs for n-bit synchronous applications WITHout additional getting. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produced a high-level output pulse WITH a duration approximately equal to the high-level portion of the QA output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low-level transitions at the enable P or T inputs should occur only when the clock input is high.

 

View
Part Name(s) : DM74LS393CW DM74LS393N DM74LS393NX Fairchild
Fairchild Semiconductor
Description : Dual 4-BIT BINARY COUNTER

General Description
Each of these monolithic circuits contains eight master slave flip-flops and additional gating to implement two indi vidual four-bit COUNTERs in a single package. The DM74LS393 comprises two independent four-bit BINARY COUNTERs each having a CLEAR and a clock input. N-bit BINARY COUNTERs can be implemented WITH each package providing the capability of divide-by-256. The DM74LS393 has paral lel outputs from each COUNTER stage so that any submultiple of the input count frequency is available for system-timing signals.

Features
■ Dual version of the popular DM74LS93
■ DM74LS393 dual 4-BIT BINARY COUNTER WITH individual clocks
■ Direct CLEAR for each 4-BIT COUNTER
■ Dual 4-BIT versions can significantly improve system densities by reducing COUNTER package count by 50%
■ Typical maximum count frequency 35 MHz
■ Buffered outputs reduce possibility of collector commutation

View
Part Name(s) : 74LS393 DM74LS393 DM74LS393M DM74LS393MX Fairchild
Fairchild Semiconductor
Description : Dual 4-BIT BINARY COUNTER

General Description
Each of these monolithic circuits contains eight master-slave flip-flops and additional gating to implement two individual four-bit COUNTERs in a single package. The DM74LS393 comprises two independent four-bit BINARY COUNTERs each having a CLEAR and a clock input. N-bit BINARY COUNTERs can be implemented WITH each package providing the capability of divide-by-256. The DM74LS393 has parallel outputs from each COUNTER stage so that any submultiple of the input count frequency is available for system-timing signals.

Features
■ Dual version of the popular DM74LS93
■ DM74LS393 dual 4-BIT BINARY COUNTER WITH individual clocks
■ Direct CLEAR for each 4-BIT COUNTER
■ Dual 4-BIT versions can significantly improve system densities by reducing COUNTER package count by 50%
■ Typical maximum count frequency 35 MHz
■ Buffered outputs reduce possibility of collector commutation

 

View
Part Name(s) : MM74HC163MTC MM74HC163MTCX MM74HC163CW Fairchild
Fairchild Semiconductor
Description : Synchronous BINARY COUNTER WITH ASYNCHRONOUS CLEAR • Synchronous BINARY COUNTER WITH Synchronous CLEAR

General Description
The MM74HC161 and MM74HC163 synchronous presettable COUNTERs utilize advanced silicon-gate CMOS technology and internal look-ahead carry logic for use in high speed counting applications. They offer the high noise immunity and low power consumption inherent to CMOS WITH speeds similar to low power Schottky TTL. The HC161 and the HC163 are 4 bit BINARY COUNTERs. All flip-flops are clocked simultaneously on the LOW-to-HIGH transition (positive edge) of the CLOCK input waveform.

Features
■ Typical operating frequency: 40 MHz
■ Typical propagation delay; clock to Q: 18 ns
■ Low quiescent current: 80 µA maximum (74HC Series)
■ Low input current: 1 µA maximum
■ Wide power supply range: 2–6V

View
Part Name(s) : 74F193 N74F193N N74F193D Philips
Philips Electronics
Description : Up/down BINARY COUNTER WITH separate up/down clocks

DESCRIPTION
The 74F193 is a 4-BIT synchronous up/down COUNTER in the BINARY mode.

FEATURES
• Synchronous reversible 4-BIT counting
ASYNCHRONOUS parallel load capability
ASYNCHRONOUS reset (CLEAR)
• Cascadable WITHout external logic

View
Part Name(s) : MM74C192 MM74C192N MM74C192NX MM74C193 MM74C193M MM74C193MX MM74C193N MM74C193NX Fairchild
Fairchild Semiconductor
Description : MM74C192 • Synchronous 4-BIT Up/Down Decade COUNTER • MM74C193 Synchronous 4-BIT Up/Down BINARY COUNTER

General Description
The MM74C192 and MM74C193 up/down COUNTERs are monolithic complementary MOS (CMOS) integrated circuits. The MM74C192 is a BCD COUNTER, while the MM74C193 is a BINARY COUNTER.
Counting up and counting down is performed by two count inputs, one being held high while the other is clocked. The outputs change on the positive-going transition of this clock.

Features
■ High noise margin: 1V guaranteed
■ Tenth power TTL compatible: Drive 2 LPTTL loads
■ Wide supply range: 3V to 15V
■ Carry and borrow outputs for N-bit cascading
ASYNCHRONOUS CLEAR
■ High noise immunity: 0.45 VCC (typ.)

View

1

2345678910 Next

 

All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]