datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name  

P/N + Description + Content Search

Search Words :

Part Name(s) : IDT2305 IDT2305-1DC IDT2305-1DCG IDT2305-1DCGI IDT2305-1DCI IDT2305-1HDC IDT2305-1HDCI IDT2305-1PGG IDT2305-1PGGI IDT
Integrated Device Technology
Description : 3.3V ZERO DELAY CLOCK BUFFER

The IDT2305 is a high-speed phase-lock loop (PLL) CLOCK BUFFER, designed to address high-speed CLOCK distribution applications. The ZERO DELAY is achieved by aligning the phase between the incoming CLOCK and the output CLOCK, operable within the range of 10 to 133MHz.

View
Part Name(s) : IDT2305B IDT2305B-1DC IDT2305B-1DCG IDT2305B-1HDC IDT2305B-1HDCG IDT2305B-1HDCGI IDT2305B-1HDCI IDT
Integrated Device Technology
Description : 3.3V ZERO DELAY CLOCK BUFFER

DESCRIPTION:
The IDT2305B is a high-speed phase-lock loop (PLL) CLOCK BUFFER, designed to address high-speed CLOCK distribution applications. The ZERO DELAY is achieved by aligning the phase between the incoming CLOCK and the output CLOCK, operable within the range of 10 to 133MHz.

FEATURES:
• Phase-Lock Loop CLOCK Distribution
• 10MHz to 133MHz operating frequency
• Distributes one CLOCK input to one bank of five outputs
ZERO Input-Output DELAY
• Output Skew < 250ps
• Low jitter <200 ps cycle-to-cycle
• IDT2305B-1 for Standard Drive
• IDT2305B-1H for High Drive
• No external RC network required
• Operates at 3.3V VDD
• Power down mode
• Available in SOIC package

View
Part Name(s) : IDT2305A IDT2305A-1DC IDT2305A-1DCG IDT2305A-1DCGI IDT2305A-1DCI IDT2305A-1HDC IDT2305A-1HDCG IDT2305A-1HDCGI IDT2305A-1HDCI IDT
Integrated Device Technology
Description : 3.3V ZERO DELAY CLOCK BUFFER

DESCRIPTION:
The IDT2305A is a high-speed phase-lock loop (PLL) CLOCK BUFFER, designed to address high-speed CLOCK distribution applications. The ZERO DELAY is achieved by aligning the phase between the incoming CLOCK and the output CLOCK, operable within the range of 10 to 133MHz.

FEATURES:
• Phase-Lock Loop CLOCK Distribution
• 10MHz to 133MHz operating frequency
• Distributes one CLOCK input to one bank of five outputs
ZERO Input-Output DELAY
• Output Skew < 250ps
• Low jitter <200 ps cycle-to-cycle
• IDT2305A-1 for Standard Drive
• IDT2305A-1H for High Drive
• No external RC network required
• Operates at 3.3V VDD
• Power down mode
• Available in SOIC package

View
Part Name(s) : ICS93725 ICS93725YFT ICST
Integrated Circuit Systems
Description : DDR and SDRAM ZERO DELAY BUFFER

Product Description/Features:
• Low skew, ZERO DELAY BUFFER
• 1 to 13 SDRAM PC133 CLOCK distribution
• 1 to 6 pairs of DDR CLOCK distribution
• I2C for functional and output control
• Separate feedback path for both memory mode to adjust synchronization.
• Supports up to 2 DDR DIMMs or 3 SDRAM DIMMs
• Frequency support for up to 200MHz
• Individual I2C CLOCK stop for power mananagement
• CMOS level control signal input

Recommended Application:
    DDR & SDRAM ZERO DELAY BUFFER for SIS 635/640/645/650 & 735/740/746 style chipsets.

View
Part Name(s) : IDT2309B IDT2309B-1DCG IDT2309B-1DCGI IDT2309B-1DCGBLANK IDT2309B-1PGG IDT2309B-1PGGI IDT2309B-1PGGBLANK IDT2309B-1HDCG IDT2309B-1HDCGI IDT2309B-1HDCGBLANK IDT2309B-1HPGG IDT2309B-1HPGGI IDT2309B-1HPGGBLANK IDT
Integrated Device Technology
Description : 3.3V ZERO DELAY CLOCK BUFFER

DESCRIPTION:
The IDT2309B is a high-speed phase-lock loop (PLL) CLOCK BUFFER, designed to address high-speed CLOCK distribution applications. The ZERO DELAY is achieved by aligning the phase between the incoming CLOCK and the output CLOCK, operable within the range of 10 to 133MHz.

FEATURES:
• Phase-Lock Loop CLOCK Distribution
• 10MHz to 133MHz operating frequency
• Distributes one CLOCK input to one bank of five and one bank of four outputs
• Separate output enable for each output bank
• Output Skew < 250ps
• Low jitter <175 ps cycle-to-cycle
• 50ps typical cycle-to-cycle jitter (15pF, 66MHz)
• IDT2309B-1 for Standard Drive
• IDT2309B-1H for High Drive
• No external RC network required
• Operates at 3.3V VDD
• Available in SOIC and TSSOP packages

APPLICATIONS:
• SDRAM
• Telecom
• Datacom
• PC Motherboards/Workstations
• Critical Path DELAY Designs

View
Part Name(s) : PI6C2404A-1 PI6C2404A-1WE PI6C2404A-1WIE PI6C2404A-1W PI6C2404A-1WI Pericom-Semiconductor
Pericom Semiconductor
Description : ZERO-DELAY CLOCK BUFFER

Description
The PI6C2404A-1 is a PLL-based, ZERO-DELAY BUFFER, with the ability to distribute four outputs of up to 133 MHz at 3.3V. Two banks of two outputs exist, OUTA[1–2] and OUTB[1–2].
An external feedback pin is used to synchronize the outputs to the input; the relationship between loading of this signal and the other outputs determines the input-output DELAY.
The PI6C2404A-1 is characterized for both commercial and industrial operation.
   
Features
• Maximum rated frequency: 133 MHz
• Low cycle-to-cycle jitter
• Input to output DELAY, less than 200ps
• External feedback pin allows outputs to be synchronized
    to the CLOCK input
• 5V tolerant input*
• Operates at 3.3V VDD
• Test mode allows bypass of the PLL for system testing
    purposes (e.g., IBIS measurements)
• Space-saving Packaging (Pb-free and Green Available):
    — 8-pin, 150-mil SOIC (W)
   

View
Part Name(s) : NB2305A NB2305AC1DG NB2305AC1DR2G NB2305AI1DG NB2305AI1DR2G NB2305AC1HDG NB2305AC1HDR2G NB2305AI1HDG NB2305AI1HDR2G NB2305AC1DTG NB2305AC1DTR2G NB2305AI1DTG NB2305AI1DTR2G NB2305AC1HDTG NB2305AC1HDTR2G NB2305AI1HDTG NB2305AI1HDTR2G ON-Semiconductor
ON Semiconductor
Description : 3.3 V ZERO DELAY CLOCK BUFFER

The NB2305A is a versatile, 3.3 V ZERO DELAY BUFFER designed to distribute high−speed CLOCKs. It accepts one reference input and drives out five low−skew CLOCKs. It is available in a 8 pin package.
The −1H version of the NB2305A operates at up to 133 MHz, and has higher drive than the −1 devices. All parts have on−chip PLL’s that lock to an input CLOCK on the REF pin. The PLL feedback is on−chip and is obtained from the CLKOUT pad.
Multiple NB2305A devices can accept the same input CLOCK and distribute it. In this case the skew between the outputs of the two devices is guaranteed to be less than 700 ps.
All outputs have less than 200 ps of cycle−to−cycle jitter. The input and output propagation DELAY is guaranteed to be less than 350 ps, and the output to output skew is guaranteed to be less than 250 ps.
The NB2305A is available in two different configurations, as shown in the ordering information table. The NB2305A1 is the base part. The NB2305Ax1H* is the high drive version of the −1 and its rise and fall times are much faster than −1 part.

Features
• 15 MHz to 133 MHz Operating Range, Compatible with CPU and PCI Bus Frequencies
ZERO Input − Output Propagation DELAY
• Multiple Low−Skew Outputs
• Output−Output Skew Less than 250 ps
• Device−Device Skew Less than 700 ps
• One Input Drives 5 Outputs
• Less than 200 ps Cycle−to−Cycle Jitter is Compatible with Pentium® Based Systems
• Available in 8 Pin, 150 mil SOIC Package and 8 Pin TSSOP 4.4 mm
• 3.3 V Operation, Advanced 0.35 μ CMOS Technology
• These are Pb−Free Devices

View
Part Name(s) : ICS570-01 ICS570GI-01LF ICS570GI-01LFT IDT
Integrated Device Technology
Description : MULTIPLIER AND ZERO DELAY BUFFER

Description
The ICS570-01 is a high-performance ZERO DELAY BUFFER (ZDB) which integrates IDT’s proprietary mixed signal Phased Lock Loop (PLL) techniques. The ZERO DELAY feature means that the rising edge of the input CLOCK aligns with the rising edges of the output CLOCK, giving the appearance of no DELAY through the device. The device includes an on-chip ROM table with nine different mulitplication factors, allowing it to generate many common output frequencies from a single input.

Features
• 8-pin MSOP package (3.00 mm x 3.00 mm body)
• Available in Pb (lead) free package
• Low input to output skew of 300 ps max
• Can recover degraded input CLOCK duty cycle
• Output CLOCK duty cycle of 45/55
• Power Down and Tri-State Mode
• Accepts spread spectrum CLOCK inputs
• Advanced, low power CMOS process
• 3.3 V operation
• Industrial temperature version available

View
Part Name(s) : PCK2001R PCK2001RDB Philips
Philips Electronics
Description : 14.318 – 133 MHz I2C 1:6 CLOCK BUFFER

DESCRIPTION
The PCK2001R is a 1–6 fanout BUFFER used for 133/100 MHz CPU, 66/33 MHz PCI, 14.318 MHz REF, or 133/100/66 MHz SDRAM CLOCK distribution. 6 outputs are typically used to support up to 4 registered SDRAM DIMMs commonly found in server applications.

FEATURES
•Typically used to support four registered SDRAM DIMMs
•16-pin SSOP package
•See PCK2001 for 48-pin 1:18 BUFFER part
•See PCK2001M for 28-pin 1:10 BUFFER part
•Optimized for 33 MHz, 66 MHz, 100 MHz and 133 MHz operation
•Part-to-part skew < 500 ps
•175 ps skew outputs typical
•Individual SDRAM CLOCK output enable/disable via I2C
•Multiple VDD, VSSpins for noise reduction
•3.3 V operation
•ESD protection exceeds 2000 V per Standard 801.2

View
Part Name(s) : ICS574M ICS574MT ICS574 ICST
Integrated Circuit Systems
Description : ZERO DELAY, Low Skew BUFFER

Description
The ICS574 is a low jitter, low-skew, high performance PLL-based ZERO DELAY BUFFER for high speed applications. Based on ICS’s proprietary low jitter Phase Locked Loop (PLL) techniques, the device provides four low skew outputs at speeds up to 160 MHz at 3.3 V. When one of the outputs is connected directly to FBIN, the rising edge of each output is aligned with the rising edge of the input CLOCK. External DELAY elements connected in the feedback loops will cause the outputs to occur before the inputs by the amount of propagation DELAY of the external element.
ICS manufactures the largest variety of CLOCK generators and BUFFERs, and is the largest CLOCK supplier in the world.

Features
• Packaged in 8 pin narrow SOIC
ZERO input-to-output DELAY
• Four 1X outputs
• Output to output skew is less than 150 ps
• Output CLOCKs up to 160 MHz at 3.3 V
• External feedback path for output edge placement
• Spread Smart™ technology works with spread
   spectrum CLOCK generators
• Full CMOS outputs with 18 mA output drive
   capability at TTL levels at 3.3 V
• Advanced, low power, sub-micron CMOS process
• Operating voltage from 3.0 to 5.5 V

View

1

2345678910 Next

 

All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]