datasheetbank_Logo     Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

P/N + Description + Content Search

Search Words :

Part Name(s) : NB100LVEP221D ON-Semiconductor
ON Semiconductor
Description : 2.5V/3.3V1:20 DIFFERENTIAL HSTL/ECL/PECL CLOCK DRIVER View

The NB100LVEP221 is a low skew 1-to-20 DIFFERENTIAL CLOCK DRIVER, designed with CLOCK distribution in mind, accepting two CLOCK sources into an input multiplexer. The two CLOCK inputs are DIFFERENTIAL ECL/PECL; CLK1/CLK1 can also receive HSTL signal levels. The LVPECL input signals can be either DIFFERENTIAL configuration or single-ended (if the VBB output is used).

• 15 ps Typical Output-to-Output Skew
• 40 ps Typical Device-to- Device Skew
• Jitter Less than 2 ps RMS
• Maximum Frequency > 1.0 GHz Typical
• Thermally Enhanced 52-Lead LQFP
• VBB Output
• 540 ps Typical Propagation Delay
• LVPECL and HSTL Mode Operating Range: VCC = 2.375 V to 3.8 V with VEE = 0 V
• NECL Mode Operating Range: VCC = 0 V with VEE = -2.375 V to -3.8 V
• Q Output will Default Low with Inputs Open or at VEE
• Pin Compatible with Motorola MC100EP221

Part Name(s) : MC100LVEP14DT MC100LVEP14DTR2 ON-Semiconductor
ON Semiconductor
Description : 2.5V / 3.3V1:5 DIFFERENTIAL ECL/PECL/HSTL CLOCK DRIVER View

Description
The MC100LVEP14 is a low skew 1−to−5 DIFFERENTIAL DRIVER, designed with CLOCK distribution in mind, accepting two CLOCK sources into an input multiplexer. The ECL/PECL input signals can be either DIFFERENTIAL or single−ended (if the VBB output is used). HSTL inputs can be used when the LVEP14 is operating under PECL conditions.
The LVEP14 specifically guarantees low output−to−output skew. Optimal design, layout, and processing minimize skew within a device and from device to device.
To ensure that the tight skew specification is realized, both sides of any DIFFERENTIAL output need to be terminated identically into 50 Ω even if only one output is being used. If an output pair is unused, both outputs may be left open (unterminated) without affecting skew.

Features
• 100 ps Device−to−Device Skew
• 25 ps Within Device Skew
• 400 ps Typical Propagation Delay
• Maximum Frequency > 2 GHz Typical
• The 100 Series Contains Temperature Compensation
• PECL and HSTL Mode:
   VCC = 2.375 V to 3.8 V with VEE = 0 V
• NECL Mode:
   VCC = 0 V with VEE = −2.375 V to −3.8 V
• LVDS Input Compatible
• Open Input Default State
• Pb−Free Packages are Available*

 

Part Name(s) : MC100LVEP14 MC100LVEP14DTG MC100LVEP14DTR2G ON-Semiconductor
ON Semiconductor
Description : 2.5V / 3.3V?1:5 DIFFERENTIAL ECL/PECL/HSTL CLOCK DRIVER View

Description
The MC100LVEP14 is a low skew 1−to−5 DIFFERENTIAL DRIVER, designed with CLOCK distribution in mind, accepting two CLOCK sources into an input multiplexer. The ECL/PECL input signals can be either DIFFERENTIAL or single−ended (if the VBB output is used). HSTL inputs can be used when the LVEP14 is operating under PECL conditions. The LVEP14 specifically guarantees low output−to−output skew. Optimal design, layout, and processing minimize skew within a device and from device to device.
To ensure that the tight skew specification is realized, both sides of any DIFFERENTIAL output need to be terminated identically into 50 Ω even if only one output is being used. If an output pair is unused, both outputs may be left open (unterminated) without affecting skew.

Features
• 100 ps Device−to−Device Skew
• 25 ps Within Device Skew
• 400 ps Typical Propagation Delay
• Maximum Frequency > 2 GHz Typical
• The 100 Series Contains Temperature Compensation
• PECL and HSTL Mode:
   VCC = 2.375 V to 3.8 V with VEE = 0 V
• NECL Mode:
   VCC = 0 V with VEE = −2.375 V to −3.8 V
• LVDS Input Compatible
• Open Input Default State
• These Devices are Pb−Free and are RoHS Compliant

 

Part Name(s) : MPC911 MPC911FN Motorola
Motorola => Freescale
Description : LOW-VOLTAGE 1:9 DIFFERENTIAL ECL/HSTL TO HSTL CLOCK DRIVER View

Low-Voltage 1:9 DIFFERENTIAL ECL/HSTL to HSTL CLOCK DRIVER

The MPC9111 is a low skew 1–to–9 DIFFERENTIAL HSTL compatible output fanout buffer. The device is functionally equivalent to the MC100LVE111 device. The device accepts either LVPECL or HSTL compatible input levels and provides 9 low skew DIFFERENTIAL HSTL compatible outputs. The device operates from a single 3.3V VCC supply.

• 800ps Part–to–Part Skew
• 250ps Output–to–Output Skew
• Open Emitter HSTL Compatible Outputs
DIFFERENTIAL Design
• 28–Lead PLCC
• 3.3V VCC

The MPC911 HSTL outputs are not realized in the conventional manner. To minimize part–to–part and output–to–output skew the HSTL compatible output levels are generated with an open emitter architecture. The outputs are pulled down with 50Ω to ground rather than the typical 50Ω to VDDQ pullup of a “standard” HSTL output. Because the HSTL outputs are pulled to ground the MPC911 does not utilize the VDDQ supply of the HSTL standard. The output levels are derived from VCC, an internal regulator minimizes the output level variation with VCC variations.

 


Part Name(s) : NB100LVEP221 NB100LVEP221FA NB100LVEP221FAR2 NB100LVEP221 NB100LVEP221FAG NB100LVEP221FARG NB100LVEP221MNG NB100LVEP221MNR2G NB100LVEP221 NB100LVEP221FA NB100LVEP221FAG NB100LVEP221FAR2 NB100LVEP221FARG ON-Semiconductor
ON Semiconductor
Description : 2.5V/3.3V1:20 DIFFERENTIAL HSTL/ECL/PECL CLOCK DRIVER View

The NB100LVEP221 is a low skew 1-to-20 DIFFERENTIAL CLOCK DRIVER, designed with CLOCK distribution in mind, accepting two CLOCK sources into an input multiplexer. The two CLOCK inputs are DIFFERENTIAL ECL/PECL; CLK1/CLK1 can also receive HSTL signal levels. The LVPECL input signals can be either DIFFERENTIAL configuration or single-ended (if the VBB output is used).

• 15 ps Typical Output-to-Output Skew
• 40 ps Typical Device-to- Device Skew
• Jitter Less than 2 ps RMS
• Maximum Frequency > 1.0 GHz Typical
• Thermally Enhanced 52-Lead LQFP
• VBB Output
• 540 ps Typical Propagation Delay
• LVPECL and HSTL Mode Operating Range: VCC = 2.375 V to 3.8 V with VEE = 0 V
• NECL Mode Operating Range: VCC = 0 V with VEE = -2.375 V to -3.8 V
• Q Output will Default Low with Inputs Open or at VEE
• Pin Compatible with Motorola MC100EP221

Part Name(s) : NB100EP223 NB100EP223FAG NB100EP223FAR2G NB100EP223 NB100EP223FA NB100EP223FAG NB100EP223FAR2 NB100EP223FAR2G ON-Semiconductor
ON Semiconductor
Description : 3.3V1:22 DIFFERENTIAL HSTL/PECL to HSTL CLOCK DRIVER with LVTTL CLOCK Select and Output Enable View

Description
The NB100EP223 is a low skew 2:1:22 DIFFERENTIAL CLOCK DRIVER, designed with CLOCK distribution in mind, accepting two CLOCK sources into an input multiplexer. The part is designed for use in low voltage applications which require a large number of outputs to drive precisely aligned low skew signals to their destination.

Features
• 100 ps Typical Device−to−Device Skew
• 25 ps Typical Within Device Skew
• HSTL Compatible Outputs Drive 50 Ω to Ground With No Offset Voltage
• Maximum Frequency >500 MHz
• 1 ns Typical Propagation Delay
• LVPECL and HSTL Mode Operating Range: VCC = 3 V to 3.6 V with GND = 0 V, VCCO = 1.6 V to 2.0 V
• Q Output will Default Low with Inputs Open
• Thermally Enhanced 64−Lead LQFP
CLOCK Inputs are LVDS−Compatible; Requires External 100  LVDS Termination Resistor
• These are Pb−Free Devices*

Part Name(s) : MAX9316A MAX9316AEWP MaximIC
Maxim Integrated
Description : 1:5 DIFFERENTIAL (LV)PECL/(LV)ECL/HSTL CLOCK and Data DRIVER View

General Description
The MAX9316A is a low-skew, 1-to-5 DIFFERENTIAL DRIVER designed for CLOCK and data distribution. This device allows selection between two inputs: one DIFFERENTIAL and one single ended. The selected input is reproduced at five DIFFERENTIAL outputs. The DIFFERENTIAL input can be adapted to accept a single-ended input by connecting the on-chip VBB supply to one input as a reference voltage.
   
Features
♦ Guaranteed 400mV DIFFERENTIAL Output at 1.5GHz
♦ Selectable Single-Ended or DIFFERENTIAL Input
♦ 130ps (max) Part-to-Part Skew at +25°C
♦ 20ps Output-to-Output Skew
♦ 365ps Propagation Delay
♦ Synchronous Output Enable/Disable
♦ On-Chip Reference for Single-Ended Inputs
♦ Input Biased to Low when Open
♦ Pin Compatible with MC100EL14
   
Applications
    Precision CLOCK Distribution
    Low-Jitter Data Repeaters
    Data and CLOCK DRIVERs and Buffers
    Central-Office Backplane CLOCK Distribution
    DSLAM Backplane
    Base Stations
    ATE
   

Part Name(s) : MAX9320B MAX9320BESA MAX9320BEUA MaximIC
Maxim Integrated
Description : 1:2 DIFFERENTIAL PECL/ECL/LVPECL/LVECL CLOCK and Data DRIVER View

General Description
The MAX9320B low-skew, 1-to-2 DIFFERENTIAL DRIVER is designed for CLOCK and data distribution. The input is reproduced at two DIFFERENTIAL outputs. The DIFFERENTIAL input can be adapted to accept single-ended inputs by applying an external reference voltage.

Features
♦ Improved Second Source of the MC10EP11D
♦ +3.0V to +5.5V DIFFERENTIAL PECL/LVPECL Operation
♦ -3.0V to -5.5V ECL/LVECL Operation
♦ Low 22mA Supply Current
♦ 20ps Part-to-Part Skew
♦ 6ps Output-to-Output Skew
♦ 208ps Propagation Delay
♦ Minimum 300mV Output at 3GHz
♦ Outputs Low for Open Input
♦ ESD Protection >2kV (Human Body Model)

Applications
    Precision CLOCK Distribution
    Low-Jitter Data Repeater
    Protection Switching

Part Name(s) : MAX9321B MAX9321BESA MAX9321BEUA MaximIC
Maxim Integrated
Description : DIFFERENTIAL PECL/ECL/LVPECL/LVECL Receiver/DRIVER View

General Description
The MAX9321B low-skew DIFFERENTIAL receiver/DRIVER is designed for CLOCK and data distribution. The DIFFERENTIAL input can be adapted to accept a single-ended input by connecting the on-chip VBB supply to an input as a reference voltage.
The MAX9321B features ultra-low propagation delay (172ps) and part-to-part skew (20ps) with 24mA maximum supply current, making this device ideal for CLOCK buffering or repeating. For interfacing to DIFFERENTIAL PECL and LVPECL signals, these devices operate over a +3.0V to +5.5V supply range, allowing high-performance CLOCK and data distribution in systems with a nominal 3.3V or 5.0V supply. For DIFFERENTIAL ECL and LVECL operation, this device operates from a -3.0V to -5.5V supply.
The MAX9321B is offered in industry-standard 8-pin SO and TSSOP packages.

Features
♦ Improved Second Source of the MC10EP16D
♦ +3.0V to +5.5V DIFFERENTIAL PECL/LVPECL Operation
♦ -3.0V to -5.5V DIFFERENTIAL ECL/LVECL Operation
♦ Low 17mA Supply Current
♦ 20ps Part-to-Part Skew
♦ 172ps Propagation Delay
♦ Minimum 300mV Output at 3GHz
♦ Output Low for Open Input
♦ ESD Protection >2kV (Human Body Model)
♦ On-Chip Reference for Single-Ended Input

Applications
  Precision CLOCK Buffer
  Low-Jitter Data Repeater

 

1

2345678910 Next

All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]