datasheetbank_Logo     Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

P/N + Description + Content Search

Search Words :

Part Name(s) : DAC5686 DAC5686IPZPG4 DAC5686IPZP TI
Texas Instruments
Description : 16-BIT, 500-MSPS, 2Χ?16Χ INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER View

DESCRIPTION
The DAC5686 is a DUAL-CHANNEL 16-BIT high-speed DIGITAL-TO-ANALOG CONVERTER (DAC) with integrated 2Γ—, 4Γ—, 8Γ—, and 16Γ— interpolation filters, a numerically controlled oscillator (NCO), onboard clock multiplier, and on-chip voltage reference. The DAC5686 has been specifically designed to allow for low input data rates between the DAC and ASIC, or FPGA, and high output transmit intermediate frequencies (IF). Target applications include high-speed digital data transmission in wired and wireless communication systems and high-frequency direct-digital synthesis DDS.

FEATURES
β€’ 500-MSPS Maximum-Update-Rate DAC
β€’ WCDMA ACPR
    – 1 Carrier: 76 dB Centered at 30.72-MHz IF, 245.76 MSPS
    – 1 Carrier: 73 dB Centered at 61.44-MHz IF, 245.76 MSPS
    – 2 Carrier: 72 dB Centered at 30.72-MHz IF, 245.76 MSPS
    – 4 Carrier: 64 dB Centered at 92.16-MHz IF, 491.52 MSPS
β€’ Selectable 2Γ—, 4Γ—, 8Γ—, and 16Γ— Interpolation
    – Linear Phase
    – 0.05-dB Pass-Band Ripple
    – 80-dB Stop-Band Attenuation
    – Stop-Band Transition 0.4–0.6 fDATA
β€’ 32-Bit Programmable NCO
β€’ On-Chip 2×–16Γ— PLL Clock Multiplier With Bypass Mode
β€’ Differential Scalable Current Outputs: 2 mA to 20 mA
β€’ On-Chip 1.2-V Reference
β€’ 1.8-V Digital and 3.3-V Analog Supplies
β€’ 1.8-V/3.3-V CMOS-Compatible Interface
β€’ Power Dissipation: 950 mW at Full Maximum Operating Conditions
β€’ Package: 100-Pin HTQFP

APPLICATIONS
β€’ Cellular Base Transceiver Station Transmit Channel
    – CDMA: W-CDMA, CDMA2000, IS-95
    – TDMA: GSM, IS-136, EDGE/UWC-136
β€’ Baseband I and Q Transmit
β€’ Input Interface: Quadrature Modulation for Interfacing With Baseband Complex Mixing ASICs
β€’ Single-Sideband Up-Conversion
β€’ Diversity Transmit
β€’ Cable Modem Termination System

Part Name(s) : DAC5687 DAC5687IPZP DAC5687IPZPG4 DAC5687IPZPR DAC5687IPZPRG4 TI
Texas Instruments
Description : 16-BIT, 500 MSPS 2Χ?8Χ INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC) View

DESCRIPTION
The DAC5687 is a DUAL-CHANNEL 16-BIT high-speed DIGITAL-TO-ANALOG CONVERTER (DAC) with integrated 2Γ—, 4Γ—, and 8Γ— interpolation filters, a complex numerically controlled oscillator (NCO), onboard clock multiplier, IQ compensation, and on-chip voltage reference. The DAC5687 is pin-compatible to the DAC5686, requiring only changes in register settings for most applications, and offers additional features and superior linearity, noise, crosstalk, and PLL phase noise performance.

FEATURES
β€’ 500 MSPS
β€’ Selectable 2×–8Γ— Interpolation
β€’ On-Chip PLL/VCO Clock Multiplier
β€’ Full IQ Compensation Including Offset, Gain, and Phase
β€’ Flexible Input Options:
  – FIFO With Latch on External or Internal Clock
  – Even/Odd Multiplexed Input
  – Single Port Demultiplexed Input β€’ Complex Mixer With 32-Bit NCO
β€’ Fixed Frequency Mixer With fS/4 and fS/2
β€’ 1.8-V or 3.3-V I/O Voltage
β€’ On-Chip 1.2-V Reference
β€’ Differential Scalable Output: 2 mA to 20 mA
β€’ Pin Compatible to DAC5686 β€’ High Performance
  – 81-dBc ACLR WCDMA TM1 at 30.72 MHz
  – 72-dBc ACLR WCDMA TM1 at 153.6 MHz
β€’ Package: 100-Pin HTQFP

APPLICATIONS
β€’ Cellular Base Transceiver Station Transmit Channel
   – CDMA: W-CDMA, CDMA2000, TD-SCDMA
   – TDMA: GSM, IS-136, EDGE/UWC-136
   – OFDM: 802.16
β€’ Cable Modem Termination System

Part Name(s) : DAC5687 DAC5687IPZP DAC5687IPZPG4 DAC5687IPZPR Texas-Instruments
Texas Instruments
Description : 16-BIT, 500 MSPS 2Χ?8Χ INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC) View

DESCRIPTION
The DAC5687 is a DUAL-CHANNEL 16-BIT high-speed DIGITAL-TO-ANALOG CONVERTER (DAC) with integrated 2Γ—, 4Γ—, and 8Γ— interpolation filters, a complex numerically.
controlled oscillator (NCO), onboard clock multiplier, IQ compensation, and on-chip voltage reference. The DAC5687 is pin-compatible to the DAC5686, requiring only changes in register settings for most applications, and offers additional features and superior linearity, noise, crosstalk, and PLL phase noise performance.
The coarse and fine mixers can be combined to span a wider range of frequencies with fine resolution. The DAC5687 allows both complex or real output. Combining the frequency upconversion and complex output produces a Hilbert transform pair that is output from the two DACs. An external RF quadrature modulator then performs the final single-sideband upconversion.
The IQ compensation feature allows optimization of phase, gain, and offset to maximize sideband rejection and minimize LO feedthrough for an analog quadrature modulator.
The DAC5687 includes several input options: single-port interleaved data, even and odd multiplexing at half-rate, and an input FIFO with either external or internal clock to ease the input timing ambiguity when the DAC5687 is clocked at the DAC output sample rate.

FEATURES
β€’ 500 MSPS
β€’ Selectable 2×–8Γ— Interpolation
β€’ On-Chip PLL/VCO Clock Multiplier
β€’ Full IQ Compensation Including Offset, Gain,
   and Phase
β€’ Flexible Input Options:
   – FIFO With Latch on External or Internal
      Clock
   – Even/Odd Multiplexed Input
   – Single Port Demultiplexed Input
β€’ Complex Mixer With 32-Bit NCO
β€’ Fixed Frequency Mixer With fS/4 and fS/2
β€’ 1.8-V or 3.3-V I/O Voltage
β€’ On-Chip 1.2-V Reference
β€’ Differential Scalable Output: 2 mA to 20 mA
β€’ Pin Compatible to DAC5686
β€’ High Performance
   – 81-dBc ACLR WCDMA TM1 at 30.72 MHz
   – 72-dBc ACLR WCDMA TM1 at 153.6 MHz
β€’ Package: 100-Pin HTQFP

APPLICATIONS
β€’ Cellular Base Transceiver Station Transmit
   Channel
   – CDMA: W-CDMA, CDMA2000, TD-SCDMA
   – TDMA: GSM, IS-136, EDGE/UWC-136
   – OFDM: 802.16
β€’ Cable Modem Termination System

Part Name(s) : DAC5688 DAC5688IRGCR DAC5688IRGCT DAC5688I TI
Texas Instruments
Description : DUAL-CHANNEL, 16-BIT, 800 MSPS, 2x?8x INTERPOLATING DIGITAL-TO-ANALOG CONVERTER (DAC) View

DESCRIPTION
The DAC5688 is a DUAL-CHANNEL 16-BIT 800 MSPS DIGITAL-TO-ANALOG CONVERTER (DAC) with dual CMOS digital data bus, integrated 2x-8x interpolation filters, a fine frequency mixer with 32-bit complex numerically controlled oscillator (NCO), on-board clock multiplier, IQ compensation, and internal voltage reference. Different modes of operation enable or bypass various signal processing blocks. The DAC5688 offers superior linearity, noise, crosstalk and PLL phase noise performance.

FEATURES
β€’ Dual, 16-BIT, 800 MSPS DACs
β€’ Dual, 16-BIT, 250 MSPS CMOS Input Data
    – 16 Sample Input FIFO
    – Flexible input data bus options
β€’ High Performance
    – 81 dBc ACLR WCDMA TM1 at 70 MHz
β€’ 2x-32x Clock Multiplying PLL/VCO
β€’ Selectable 2x–8x Interpolation Filters
    – Stop-band Attenuation > 80 dB
β€’ Complex Mixer with 32-Bit NCO
β€’ Digital Quadrature Modulator Correction
    – Gain, Phase and Offset Correction
β€’ Digital Inverse SINC Filter
β€’ 3- or 4-Wire Serial Control Interface
β€’ On Chip 1.2-V Reference
β€’ Differential Scalable Output: 2 to 20 mA
β€’ Package: 64-pin 9Γ—9mm QFN

APPLICATIONS
β€’ Cellular Base Stations
β€’ Broadband Wireless Access (BWA)
β€’ WiMAX 802.16
β€’ Fixed Wireless Backhaul
β€’ Cable Modem Termination System (CMTS)


Part Name(s) : DAC3174 DAC3174I DAC3174IRGC25 DAC3174IRGCR DAC3174IRGCT Texas-Instruments
Texas Instruments
Description : Dual 14-bit 500 MSPS Digital to Analog CONVERTER View

DESCRIPTION
The DAC3174 is a dual channel 14-bit, 500 MSPS DIGITAL-TO-ANALOG CONVERTER (DAC). The DAC3174 uses a 14-bit wide LVDS digital bus with 1 or 2 independent data clocks for flexibility in providing each channel’s data from different data sources. An input FIFO allows independent data and sample clocks. FIFO input and output pointers can be synchronized across multiple devices for precise signal synchronization. The DAC outputs are current sourcing and terminate to GND with a compliance range of –0.5 to 1V. DAC3174 is pin compatible with the DUAL-CHANNEL, 12-/10-bit, 500 MSPS DIGITAL-TO-ANALOG CONVERTER DAC3164/DAC3154 and single channel, 14-/12-/10-bit, 500 MSPS DIGITAL-TO-ANALOG CONVERTER DAC3171/DAC3161/DAC3151.
The device is available in a QFN-64 PowerPADβ„’ package is specified over the full industrial temperature range (–40Β°C to 85Β°C).

FEATURES
β€’ Dual Channel
β€’ 14-Bit Resolution
β€’ Maximum Sample Rate: 500 MSPS
β€’ Pin Compatible with DAC3154/DAC3164 and
   DAC3151/DAC3161/DAC3171
β€’ Input Interface:
   – 14 LVDS Inputs
   – Single 14-bit wide interface
      or Dual 7-bit wide interface
   – Single or dual DDR data clock
   – Internal FIFO
β€’ Chip to Chip Synchronization
β€’ Power Dissipation: 460mW
β€’ Spectral Performance at 20 MHz IF
   – SNR: 76 dBFS
   – SFDR: 78 dBc
β€’ Current sourcing DACs
β€’ Compliance Range: –0.5V to 1V
β€’ Package: 64 pin QFN (9x9mm)

APPLICATIONS
β€’ Multi-carrier, Multi-mode Cellular Infrastructure
   Base Stations
β€’ Radar
β€’ Signal Intelligence
β€’ Software-defined Radio
β€’ Test and Measurement Instrumentation

Part Name(s) : DAC3174 DAC3174I DAC3174IRGCR DAC3174IRGCT TI
Texas Instruments
Description : Dual, 14-Bit, 500-MSPS, DIGITAL-TO-ANALOG CONVERTER View

Description
The DAC3174 is a DUAL-CHANNEL, 14-bit, 500-MSPS, DIGITAL-TO-ANALOG CONVERTER (DAC). The DAC3174 uses a 14-bit, low-voltage differential signaling (LVDS) digital bus, with one or two independent dual data rate (DDR) data clocks for flexibility in providing data from different sources in each channel.
An input first-in first out block (FIFO) allows independent data and sample clocks. FIFO input and output pointers can be synchronized across multiple devices for precise signal synchronization.
The DAC outputs are current sourcing and terminate to GND with a compliance range of –0.5 V to +1 V.
The DAC3174 is pin compatible with the dual channel, 500-MSPS, 12-bit DAC3164 and 10-bit DAC3154, and the single-channel, 500-MSPS, 14-bit DAC3171, 12-bit DAC3161, and 10-bit DAC3151.
The device is available in a 64-pin VQFN PowerPADβ„’ package. and is specified over the full industrial temperature range of –40Β°C to +85Β°C.

Features
β€’ DUAL-CHANNEL
β€’ 14-Bit Resolution
β€’ Maximum Sample Rate: 500 MSPS
β€’ Pin Compatible With DUAL-CHANNEL DAC3154,
   DAC3164, and
   Single-Channel DAC3151, DAC3161, and
   DAC3171
β€’ Input Interface:
   – 14 LVDS Inputs
   – Single, 14-Bit Interface
      or Dual, 7-Bit Interface
   – Single or Dual DDR Data Clock
   – Internal FIFO
β€’ Chip-to-Chip Synchronization
β€’ Power Dissipation: 460 mW
β€’ Spectral Performance at 20 MHz IF:
   – SNR: 76 dBFS
   – SFDR: 78 dBc
β€’ Current-Sourcing DACs
β€’ Compliance Range: –0.5 V to +1 V
β€’ Package: 64-Pin VQFN (9 mm Γ— 9 mm)

Applications
β€’ Multi-Carrier, Multi-Mode Cellular Infrastructure
   Base Stations
β€’ Radar
β€’ Signal Intelligence
β€’ Software-Defined Radios
β€’ Test and Measurement Instrumentation

Part Name(s) : DAC5682 DAC5682Z DAC5682ZIRGC DAC5682ZIRGCR DAC5682ZIRGCT DAC5682ZI Texas-Instruments
Texas Instruments
Description : 16-BIT, 1.0 GSPS 2x-4x INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC) View

Description
The DAC5682Z is a DUAL-CHANNEL 16-BIT 1.0 GSPS DAC with wideband LVDS data input, integrated 2x/4x interpolation filters, onboard clock multiplier, and internal voltage reference. The DAC5682Z offers superior linearity, noise, crosstalk, and PLL phase noise performance.
The DAC5682Z integrates a wideband LVDS port with on-chip termination. Full-rate input data can be transferred to a single DAC channel, or half-rate and 1/4-rate input data can be interpolated by onboard 2x or 4x FIR filters. Each interpolation FIR is configurable in either low-pass or high-pass mode, allowing selection of a higher order output spectral image. An on-chip delay lock loop (DLL) simplifies LVDS interfacing by providing skew control for the LVDS input data clock.

Features
β€’ 16-BIT DIGITAL-TO-ANALOG CONVERTER (DAC)
β€’ 1.0 GSPS Update Rate
β€’ 16-BIT Wideband Input LVDS Data Bus
   – 8 Sample Input FIFO
   – Interleaved I/Q Data for Dual-DAC Mode
β€’ High Performance
   – 73-dBc ACLR WCDMA TM1 at 180 MHz
β€’ 2x-32x Clock Multiplying PLL/VCO
β€’ 2x or 4x Interpolation Filters
   – Stopband Transition 0.4 to 0.6 Fdata
   – Filters Configurable in Either Low-Pass or
      High-Pass Mode
      – Allows Selection of Higher Order Image
β€’ Fs/4 Coarse Mixer
β€’ On-Chip 1.2-V Reference
β€’ Differential Scalable Output: 2 to 20 mA
β€’ Package: 64-Pin 9-mm Γ— 9-mm QFN

Applications
β€’ Cellular Base Stations
β€’ Broadband Wireless Access (BWA)
β€’ WiMAX 802.16
β€’ Fixed Wireless Backhaul
β€’ Cable Modem Termination System (CMTS)

Part Name(s) : DAC1005D650 DAC1005D650HW/C1 NXP
NXP Semiconductors.
Description : Dual 10-bit DAC, up to 650 MSPS; 2Χ4Χand 8ΧINTERPOLATING View

General description
The DAC1005D650 is a high-speed 10-bit DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC) with selectable 2×, 4×or 8×INTERPOLATING filters optimized for multi-carrier wireless transmitters. Thanks to its digital on-chip modulation, the DAC1005D650 allows the complex I and Q inputs to be converted up from BaseBand (BB) to IF. The mixing frequency is adjusted using a Serial Peripheral Interface (SPI) with a 32-bit Numerically Controlled Oscillator (NCO). The phase is controlled by a 16-BIT register. Two modes of operation are available: separate data ports or a single interleaved
high-speed data port. In the Interleaved mode, the input data stream isdemultiplexed into its original I and Q data and then latched.

Part Name(s) : TDA8776 TDA8776K TDA8776K/C1 Philips
Philips Electronics
Description : 10-bit, 500 MSPS DIGITAL-TO-ANALOG CONVERTER (DAC) View

GENERAL DESCRIPTION
The TDA8776 is a 10-bit DIGITAL-TO-ANALOG CONVERTER (DAC) for high resolution video and other high frequency
applications. It converts the digital input signal into an analog output voltage at a maximum conversion rate of
500 MSPS. No external reference voltage is required and all digital inputs are 10K/100K-ECL compatible.

FEATURES
• 10-bit resolution
• Conversion rate up to 500 MHz
• 10K/100K ECL input levels
• Internal reference voltage generator
• No deglitching circuit required
• Internal input register
• Power dissipation only 925 mW (typical)
• Internal 50Ωoutput load (connected to the analog ground)
• Very few external components required.

APPLICATIONS
High-speed DIGITAL-TO-ANALOG conversion for:
• High resolution video and graphics
• Direct Digital Synthesis (DDS)
• Telecommunication
• High-speed modems.

1

2345678910 Next

All Rights Reserved Β© datasheetbank.com 2014 - 2020 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]