datasheetbank_Logo     Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

P/N + Description + Content Search

Search Words :

Part Name(s) : FIN3383 FIN3384 FIN3385 FIN3386 FIN3383MTD FIN3384MTD FIN3385MTD FIN3386MTD Fairchild
Fairchild Semiconductor
Description : Low Voltage 28-Bit Flat Panel Display Link Serializers/Deserializers View

General Description
The FIN3385 and FIN3383 transform 28 bit wide parallel LVTTL (Low Voltage TTL) data into 4 serial LVDS (Low Voltage Differential Signaling) data streams. A phaselocked transmit clock is transmitted in parallel with the data stream over a separate LVDS Link. Every cycle of transmit clock 28 bits of input LVTTL data are sampled and transmitted.

Features
■ Low power consumption
■ 20 MHz to 85 MHz shift clock support
■ r1V common-mode range around 1.2V
■ Narrow bus reduces cable size and cost
■ High throughput (up to 2.38 Gbps throughput)
■ Internal PLL with no external component
■ Compatible with TIA/EIA-644 specification
■ Devices are offered 56-lead TSSOP packages

Part Name(s) : FIN3385MTDX FIN3386MTDX Fairchild
Fairchild Semiconductor
Description : Low-Voltage, 28-Bit, Flat-Panel Display Link Serializer / Deserializer View

Description
The FIN3385 and FIN3386 transform 28-bit wide parallel Low-Voltage TTL (LVTTL) data into four serial Low Voltage Differential Signaling (LVDS) data streams. A phase-locked transmit clock is transmitted in parallel with the data stream over a separate LVDS Link. Every cycle of transmit clock, 28-bits of input LVTTL data are sampled and transmitted.
The FIN3386 receives and converts the 4/3 serial LVDS data streams back into 28/21 bits of LVTTL data, acting as the deserializer.

Features
Operation -40°C to +85°C
Low Power Consumption
20MHz to 85MHz Shift Clock Support
±1V Common-Mode Range around 1.2V
Narrow Bus Reduces Cable Size and Cost
High Throughput (up to 2.38Gbps)
Internal PLL with No External Component
Compatible with TIA/EIA-644 Specification
56-Lead, TSSOP Package

Part Name(s) : NT7181 NT7181F NT7181FQ ETC
Unspecified
Description : LVDS Transmitter 24 Bit Color Host-LCD Display Panel Interface View

[NOVATEK]

General Description
The NT7181 transmitter contains four 7-bit parallel-load serial-out registers, a 7x clock synthesizer, and five low-voltage differential (LVDS) line in a single integrated circuit. These functions allow 28 bits of single-ended low-voltage TTL (LVTTL) data to be synchronously transmitted over four balanced-pair conductors for receipt by a compatible Receiver, such as the DS90CF386 or THC63LVDF84A.The NT7181 transmitter is offered with programmable edge data strobes for convenient interface with a variety of graphic controllers. The NT7181 transmitter can be programmed for rising edge strobe(RFB=1) or falling edge strobe(RFB=0) through the RFB pin. When transmitting, data bits D0 - D27 are each loaded into registers of the NT7181 on the rising edge or falling edge of the input clock signal (CLKIN). The frequency of CLKIN is multiplied seven times and then used to unload the data registers in 7-bit slices and serially. The four serial streams and a phase-locked clock (TCLK) are then output to LVDS output drivers. The frequency of TCLK is the same as the input clock, CLKIN.
The NT7181 requires no external components and little or no control. The data bus appears the same at the input to the transmitting and output of the Receiver with the data transmission transparent to the user. The only user intervention is the possible use of the shutdown/clear ( PWDN ) active-low input to inhibit the clock and shut off the LVDS output drivers for lower power consumption. A low level on this signal clears all internal registers to a low level. The NT7181 are characterized for operation over free-air temperature ranges of 0°C to 70°C.

Features
■ 28:4 Data Channel Compression at up to 297 Megabytes per Second Throughput
■ Suited for VGA, SVGA, XGA and Dual pixel SXGA, UXGA Display Data Transmission From Controller to Display With Very Low EMI
■ 28 Data Channels and Clock-In Low-Voltage TTL and 4 Data Channels and Clock-Out Low-Voltage Differential
■ Operates From a Single 3.3V Supply With 250mW (Typ)
■ Low profile 56 Lead TSSOP Package
■ Clock edge Programmable for Transmitter
■ Wide Phase-Lock Input Frequency Range: 25 MHz To 85 MHz
■ Supports Spread Spectrum Clock Generator
■ Suggests to use for LCD monitor only
■ No External Components Required for PLL

Part Name(s) : NT7181 NT7181F NT7181FQ Novatek
Novatek Microelectronics
Description : LVDS Transmitter 24 Bit Color Host-LCD Display Panel Interface View

General Description
The NT7181 transmitter contains four 7-bit parallel-load serial-out registers, a 7x clock synthesizer, and five low-voltage differential (LVDS) line in a single integrated circuit. These functions allow 28 bits of single-ended low-voltage TTL (LVTTL) data to be synchronously transmitted over four balanced-pair conductors for receipt by a compatible Receiver, such as the DS90CF386 or THC63LVDF84A.The NT7181 transmitter is offered with programmable edge data strobes for convenient interface with a variety of graphic controllers. The NT7181 transmitter can be programmed for rising edge strobe(RFB=1) or falling edge strobe(RFB=0) through the RFB pin. When transmitting, data bits D0 - D27 are each loaded into registers of the NT7181 on the rising edge or falling edge of the input clock signal (CLKIN). The frequency of CLKIN is multiplied seven times and then used to unload the data registers in 7-bit slices and serially. The four serial streams and a phase-locked clock (TCLK) are then output to LVDS output drivers. The frequency of TCLK is the same as the input clock, CLKIN.
The NT7181 requires no external components and little or no control. The data bus appears the same at the input to the transmitting and output of the Receiver with the data transmission transparent to the user. The only user intervention is the possible use of the shutdown/clear ( PWDN ) active-low input to inhibit the clock and shut off the LVDS output drivers for lower power consumption. A low level on this signal clears all internal registers to a low level. The NT7181 are characterized for operation over free-air temperature ranges of 0°C to 70°C.

Features
■ 28:4 Data Channel Compression at up to 297 Megabytes per Second Throughput
■ Suited for VGA, SVGA, XGA and Dual pixel SXGA, UXGA Display Data Transmission From Controller to Display With Very Low EMI
■ 28 Data Channels and Clock-In Low-Voltage TTL and 4 Data Channels and Clock-Out Low-Voltage Differential
■ Operates From a Single 3.3V Supply With 250mW (Typ)
■ Low profile 56 Lead TSSOP Package
■ Clock edge Programmable for Transmitter
■ Wide Phase-Lock Input Frequency Range: 25 MHz To 85 MHz
■ Supports Spread Spectrum Clock Generator
■ Suggests to use for LCD monitor only
■ No External Components Required for PLL


Part Name(s) : RTD2010 Realtek
Realtek Semiconductor
Description : Flat Panel Display Controller View

General Description
The Realtek RTD2010 is a highly-integrated single chip IC controller solution for producing real time, top quality digital video and computer graphic images on LCD monitor/Flat Panel Displays, such as XGA LCD monitors. LCD monitors and Flat Panel Displays provide a sharp, flicker free Display while saving space and energy for desktop PC applications. The RTD2010 provides an ideal interface between industry standard digital graphics controllers and a wide variety of LCD Panel devices. Flat Panel devices using the RTD2010 can support all incoming VESA modes and interface to any TFT LCD device, up to XGA (1024x768) resolution.

Part Name(s) : MX88L284AEC ETC1
Unspecified
Description : Highly integration chip for Flat Panel Display application View

[MXIC]

General Description
The MX88L284AEC is a highly integration chip for Flat Panel Display application. It’ s fully
compatible with MX88L284. With Macronix’ s SmartscalingTM -2 filter, it provides high quality
scaled video image and format conversion capability.

Features
General Features
·  Converts NTSC/PAL and PC video signal into Flat Panel Display device timing and resolution
·  Provide Full frame buffer, reduce frame buffer (w/ compression) and frame buffer less optional architecture.
·  Built-in memory and output clock generator
·  Built-in OSD generator with 64 ROM font, and 64 programmable RAM fonts
·  Provide 90 degree rotation for internal OSD to support portrait direction Display
·  Arbitrary scaling from 1/32 to 32 times with filters (SmartScalingTM – 2+ Technology)
·  Support Auto-tracking and Auto-position capabilities (SmartTrackingTM Technology)
·  Support Auto-gain capability for input image
·  Support Flip and Mirror capabilities
·  On-chip brightness and contrast adjustments
·  On-chip gcorrection for Panel compensation
·  Support dynamic dithering capability to make 18 bit video as good as 24 bit quality
·  Support H/V Sync. Polarity and pulse width information for mode detection
·  Support two types of CPU interface (direct and serial bus)

Applications
·  LCD monitor
·  LCD projector
·  Other Flat Panel Display Application (DMD, PDP, PALC … )

Part Name(s) : FIN1028 FIN1028K8X FIN1028M FIN1028MPX FIN1028MX Fairchild
Fairchild Semiconductor
Description : 3.3V LVDS 2-Bit High Speed Differential Receiver View

General Description
This dual Receiver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The Receiver translates LVDS levels, with a typical differential input threshold of 100 mV, to LVTTL signal levels. LVDS provides low EMI at ultra low power dissipation even at high frequencies. This device is ideal for high speed transfer of clock and data.
The FIN1028 can be paired with its companion driver, the FIN1027, or any other LVDS driver.

Features
■ Greater than 400Mbs data rate
3.3V power supply operation
■ 0.4ns maximum differential pulse skew
■ 2.5ns maximum propagation delay
■ Low power dissipation
■ Power-Off protection
■ Fail safe protection for open-circuit, shorted and
   terminated conditions
■ Meets or exceeds the TIA/EIA-644 LVDS standard
■ Flow-through pinout simplifies PCB layout

Part Name(s) : FIN1032 FIN1032MTC FIN1032MX FIN1032M FIN1032MTCX ON-Semiconductor
ON Semiconductor
Description : 3.3V LVDS 4-Bit High Speed Differential Receiver View

General Description
This quad Receiver is designed for high speed interconnect utilizing Low Voltage Differential Signaling (LVDS) technology. The Receiver translates LVDS levels, with a typical differential input threshold of 100mV, to LVTTL signal levels. LVDS provides low EMI at ultra low power dissipation even at high frequencies. This device is ideal for high speed transfer of clock and data.
The FIN1032 can be paired with its companion driver, the FIN1031, or any other Fairchild LVDS driver.

Features
■ Greater than 400Mbs data rate
3.3V power supply operation
■ 0.4ns maximum differential pulse skew
■ 2.5ns maximum propagation delay
■ Low power dissipation
■ Power OFF protection
■ Fail safe protection for open-circuit, shorted and terminated conditions
■ Meets or exceeds the TIA/EIA-644 LVDS standard
■ Pin compatible with equivalent RS-422 and LVPECL devices
■ 16-Lead SOIC and TSSOP packages save space

Part Name(s) : FIN1026 FIN1026MTC FIN1026MTCX Fairchild
Fairchild Semiconductor
Description : 3.3V LVDS 2-Bit High Speed Differential Receiver View

General Description
This dual Receiver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The Receiver translates LVDS levels, with a typical differential input threshold of 100mV, to LVTTL signal levels. LVDS provides low EMI at ultra low power dissipation even at high frequencies. This device is ideal for high speed transfer of clock and data.
The FIN1026 can be paired with its companion driver, the FIN1025, or any other LVDS driver.
   
Features
■ Greater than 400Mbs data rate
■ Flow-through pinout simplifies PCB layout
3.3V power supply operation
■ 0.4ns maximum differential pulse skew
■ 2.5ns maximum propagation delay
■ Low power dissipation
■ Power-Off protection
■ Fail safe protection for open-circuit, shorted and
    terminated non-driven input conditions
■ Meets or exceeds the TIA/EIA-644 LVDS standard
■ 14-Lead TSSOP package saves space
   

1

2345678910 Next

All Rights Reserved © datasheetbank.com 2014 - 2020 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]