ST6200CM-Auto/ ST6201CM-Auto/ST6203CM-Auto TWO TIMERS, OSCILLATOR SAFEGUARD \& SAFE RESET

## - Memories

- 1 K or 2 K bytes Program memory (OTP, EPROM, FASTROM or ROM) with read-out protection
- 64 bytes RAM
- Clock, Reset and Supply Management
- Enhanced reset system
- Low Voltage Detector (LVD) for Safe Reset
- Clock sources: crystal/ceramic resonator or RC network, external clock, backup oscillator (LFAO)
- Oscillator Safeguard (OSG)
- 2 Power Saving Modes: Wait and Stop
- Interrupt Management
- 4 interrupt vectors plus NMI and RESET
- 9 external interrupt lines (on 2 vectors)
- 9 I/O Ports
- 9 multifunctional bidirectional I/O lines
- 4 alternate function lines
-3 high sink outputs ( 20 mA )
- 2 Timers
- Configurable watchdog timer
- 8-bit timer/counter with a 7-bit prescaler
- Analog Peripheral
- 8-bit ADC with 4 input channels (except on ST6203C)

- Instruction Set
- 8-bit data manipulation
- 40 basic instructions
- 9 addressing modes
- Bit manipulation
- Development Tools
- Full hardware/software development package

Device Summary

| Features | ST6200CM-Auto | ST6201CM-Auto | ST6203CM-Auto | ST62E01C |
| :---: | :---: | :---: | :---: | :---: |
| Program memory - bytes | 1K (OTP/ROM/FASTROM) | $\begin{gathered} 2 \mathrm{~K} \\ (\text { OTP/ROM/FASTROM) } \end{gathered}$ | $\begin{gathered} 1 \mathrm{~K} \\ (\text { OTP/ROM/FASTROM) } \end{gathered}$ | $\begin{gathered} 2 \mathrm{~K} \\ \text { (EPROM) } \end{gathered}$ |
| RAM - bytes | 64 |  |  |  |
| Operating Supply | 3.0 V to 6V |  |  |  |
| Analog Inputs |  |  | - | 4 |
| Clock Frequency | 8MHz Max |  |  |  |
| Operating Temperature | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |
| Packages | SO16/SSOP16 |  |  | CDIP16W |

Rev. 1
1 INTRODUCTION ..... 6
2 PIN DESCRIPTION ..... 7
3 MEMORY MAPS, PROGRAMMING MODES AND OPTION BYTES ..... 8
3.1 MEMORY AND REGISTER MAPS ..... 8
3.1.1 Introduction ..... 8
3.1.2 Program Space ..... 10
3.1.3 Readout Protection ..... 10
3.1.4 Data Space ..... 10
3.1.5 Stack Space ..... 10
3.1.6 Data ROM Window ..... 12
3.2 PROGRAMMING MODES ..... 14
3.2.1 Program Memory ..... 14
3.2.2 EPROM Erasing ..... 14
3.3 OPTION BYTES ..... 15
4 CENTRAL PROCESSING UNIT ..... 16
4.1 INTRODUCTION ..... 16
4.2 MAIN FEATURES ..... 16
4.3 CPU REGISTERS ..... 16
5 CLOCKS, SUPPLY AND RESET ..... 18
5.1 CLOCK SYSTEM ..... 18
5.1.1 Main Oscillator ..... 19
5.1.2 Oscillator Safeguard (OSG) ..... 20
5.1.3 Low Frequency Auxiliary Oscillator (LFAO) ..... 21
5.1.4 Register Description ..... 21
6 LOW VOLTAGE DETECTOR (LVD) ..... 22
6.1 RESET ..... 23
6.1.1 Introduction ..... 23
6.1.2 RESET Sequence ..... 23
6.1.3 RESET Pin ..... 24
6.1.4 Watchdog Reset ..... 25
6.1.5 LVD Reset ..... 25
6.2 INTERRUPTS ..... 26
6.3 INTERRUPT RULES AND PRIORITY MANAGEMENT ..... 27
6.4 INTERRUPTS AND LOW POWER MODES ..... 27
6.5 NON MASKABLE INTERRUPT ..... 27
6.6 PERIPHERAL INTERRUPTS ..... 27
6.7 EXTERNAL INTERRUPTS (I/O PORTS) ..... 28
6.7.1 Notes on using External Interrupts ..... 28
6.8 INTERRUPT HANDLING PROCEDURE ..... 29
6.8.1 Interrupt Response Time ..... 29
6.9 REGISTER DESCRIPTION ..... 30
7 POWER SAVING MODES ..... 31
7.1 INTRODUCTION ..... 31

## Table of Contents

7.2 WAIT MODE ..... 32
7.3 STOP MODE ..... 33
7.4 NOTES RELATED TO WAIT AND STOP MODES ..... 35
7.4.1 Exit from Wait and Stop Modes ..... 35
7.4.2 Recommended MCU Configuration ..... 35
8 I/O PORTS ..... 36
8.1 INTRODUCTION ..... 36
8.2 FUNCTIONAL DESCRIPTION ..... 36
8.2.1 Digital Input Modes ..... 36
8.2.2 Analog Inputs ..... 36
8.2.3 Output Modes ..... 36
8.2.4 Alternate Functions ..... 36
8.2.5 Instructions NOT to be used to access Port Data registers (SET, RES, INC and DEC) 38
8.2.6 Recommendations ..... 38
8.3 LOW POWER MODES ..... 38
8.4 INTERRUPTS ..... 38
8.5 REGISTER DESCRIPTION ..... 40
9 ON-CHIP PERIPHERALS ..... 41
9.1 WATCHDOG TIMER (WDG) ..... 41
9.1.1 Introduction ..... 41
9.1.2 Main Features ..... 41
9.1.3 Functional Description ..... 42
9.1.4 Recommendations ..... 42
9.1.5 Low Power Modes ..... 43
9.1.6 Interrupts ..... 43
9.1.7 Register Description ..... 44
9.2 8-BIT TIMER ..... 45
9.2.1 Introduction ..... 45
9.2.2 Main Features ..... 45
9.2.3 Counter/Prescaler Description ..... 46
9.2.4 Low Power Modes ..... 46
9.2.5 Interrupts ..... 46
9.2.6 Register Description ..... 47
9.3 A/D CONVERTER (ADC) ..... 48
9.3.1 Introduction ..... 48
9.3.2 Main Features ..... 48
9.3.3 Functional Description ..... 49
9.3.4 Recommendations ..... 50
9.3.5 Low Power Modes ..... 51
9.3.6 Interrupts ..... 51
9.3.7 Register Description ..... 51
10 INSTRUCTION SET ..... 52
10.1 ST6 ARCHITECTURE ..... 52
10.2 ADDRESSING MODES ..... 52
10.3 INSTRUCTION SET ..... 53

## Table of Contents

11 ELECTRICAL CHARACTERISTICS ..... 58
11.1 PARAMETER CONDITIONS ..... 58
11.1.1 Minimum and Maximum Values ..... 58
11.1.2Typical Values ..... 58
11.1.3Typical Curves ..... 58
11.1.4Loading Capacitor ..... 58
11.1.5Pin Input Voltage ..... 58
11.2 ABSOLUTE MAXIMUM RATINGS ..... 59
11.2.1 Voltage Characteristics ..... 59
11.2.2Current Characteristics ..... 59
11.2.3Thermal Characteristics ..... 59
11.3 OPERATING CONDITIONS ..... 60
11.3.1 General Operating Conditions ..... 60
11.3.2Operating Conditions with Low Voltage Detector (LVD) ..... 61
11.4 SUPPLY CURRENT CHARACTERISTICS ..... 62
11.4.1RUN Modes ..... 62
11.4.2WAIT Modes ..... 63
11.4.3STOP Mode ..... 66
11.4.4Supply and Clock System ..... 67
11.4.5On-Chip Peripherals ..... 67
11.5 CLOCK AND TIMING CHARACTERISTICS ..... 68
11.5.1 General Timings ..... 68
11.5.2External Clock Source ..... 68
11.5.3Crystal and Ceramic Resonator Oscillators ..... 69
11.5.4RC Oscillator ..... 70
11.5.5Oscillator Safeguard (OSG) and Low Frequency Auxiliary Oscillator (LFAO) ..... 71
11.6 MEMORY CHARACTERISTICS ..... 72
11.6.1RAM and Hardware Registers ..... 72
11.6.2EPROM Program Memory ..... 72
11.7 EMC CHARACTERISTICS ..... 73
11.7.1 Functional EMS ..... 73
11.7.2Absolute Electrical Sensitivity ..... 74
11.7.3ESD Pin Protection Strategy ..... 76
11.8 I/O PORT PIN CHARACTERISTICS ..... 77
11.8.1 General Characteristics ..... 77
11.8.2Output Driving Current ..... 78
11.9 CONTROL PIN CHARACTERISTICS ..... 81
11.9.1 Asynchronous RESET Pin ..... 81
11.9.2NMI Pin ..... 82
11.10 TIMER PERIPHERAL CHARACTERISTICS ..... 83
11.10.1Watchdog Timer ..... 83
11.10.28-Bit Timer ..... 83
11.11 8-BIT ADC CHARACTERISTICS ..... 84
12 GENERAL INFORMATION ..... 86
12.1 PACKAGE MECHANICAL DATA ..... 86
12.2 THERMAL CHARACTERISTICS ..... 87

## Table of Contents

12.3 SOLDERING INFORMATION ..... 88
12.4 PACKAGE/SOCKET FOOTPRINT PROPOSAL ..... 88
12.5 ORDERING INFORMATION ..... 89
12.6 TRANSFER OF CUSTOMER CODE ..... 90
12.6.1 FASTROM version ..... 90
12.6.2ROM VERSION ..... 91
13 DEVELOPMENT TOOLS ..... 93
14 SUMMARY OF CHANGES ..... 95
15 TO GET MORE INFORMATION ..... 95

## 1 INTRODUCTION

The ST6200C, 01C and 03C devices are low cost members of the ST62xx 8-bit HCMOS family of microcontrollers, which is targeted at low to medium complexity applications. All ST62xx devices are based on a building block approach: a common core is surrounded by a number of on-chip peripherals.
The ST62E01C is the erasable EPROM version of the ST62T00C, T01 and T03C devices, which may be used during the development phase for the ST62T00C, T01 and T03C target devices, as well as the respective ST6200C, 01C and 03C ROM devices.

OTP and EPROM devices are functionally identical. OTP devices offer all the advantages of user programmability at low cost, which make them the ideal choice in a wide range of applications where frequent code changes, multiple code versions or last minute programmability are required.

The ROM based versions offer the same functionality, selecting the options defined in the program-
mable option bytes of the OTP/EPROM versions in the ROM option list (See Section 12.6 on page 90).

The ST62P00C, P01C and P03C are the Factory Advanced Service Technique ROM (FASTROM) versions of ST62T00C, T01 and T03C OTP devices.
They offer the same functionality as OTP devices, but they do not have to be programmed by the customer (See Section 12 on page 86).

These compact low-cost devices feature a Timer comprising an 8 -bit counter with a 7 -bit programmable prescaler, an 8-bit A/D Converter with 4 analog inputs (depending on device, see device summary on page 1) and a Digital Watchdog timer, making them well suited for a wide range of automotive, appliance and industrial applications.

For easy reference, all parametric data are located in Section 11 on page 58.

Figure 1. Block Diagram


## 2 PIN DESCRIPTION

Figure 2. 16-Pin Package Pinout

itX associated interrupt vector

* Depending on device. Please refer to I/O Port section.

Table 1. Device Pin Description

| Pin $\mathbf{n}^{\circ}$ | Pin Name | $\stackrel{0}{\circ}$ | Main Function (after Reset) | Alternate Function |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $V_{\text {DD }}$ | S | Main power supply |  |
| 2 | OSCin | 1 | External clock input or resonator oscillator inverter input |  |
| 3 | OSCout | 0 | Resonator oscillator inverter output or resistor input for RC oscillator |  |
| 4 | NMI | 1 | Non maskable interrupt (falling edge sensitive) |  |
| 5 | $V_{\text {PP }}$ |  | Must be held at Vss for normal operation, if a 12.5 V level is applied to the pin during the reset phase, the device enters EPROM programming mode. |  |
| 6 | RESET | 1/O | Top priority non maskable interrupt (active low) |  |
| 7 | PB7/Ain* | I/O | Pin B7 (IPU) | Analog input |
| 8 | PB6/Ain* | I/O | Pin B6 (IPU) | Analog input |
| 9 | PB5/Ain* | I/O | Pin B5 (IPU) | Analog input |
| 10 | PB3/Ain* | I/O | Pin B3 (IPU) | Analog input |
| 11 | PB1 | I/O | Pin B1 (IPU) |  |
| 12 | PB0 | I/O | Pin B0 (IPU) |  |
| 13 | PA3/ 20mA Sink | I/O | Pin A3 (IPU) |  |
| 14 | PA2/ 20mA Sink | I/O | Pin A2 (IPU) |  |
| 15 | PA1/ 20mA Sink | I/O | Pin A1 (IPU) |  |
| 16 | $\mathrm{V}_{\text {SS }}$ | S | Ground |  |

## Legend / Abbreviations for Table 1:

* Depending on device. Please refer to I/O Port section.

I = input, O = output, S = supply, IPU = input pull-up
The input with pull-up configuration (reset state) is valid as long as the user software does not change it.
Refer to Section 8 "I/O PORTS" on page 36 for more details on the software configuration of the I/O ports.

## 3 MEMORY MAPS, PROGRAMMING MODES AND OPTION BYTES

### 3.1 MEMORY AND REGISTER MAPS

### 3.1.1 Introduction

The MCU operates in three separate memory spaces: Program space, Data space, and Stack space. Operation in these three memory spaces is described in the following paragraphs.

Figure 3. Memory Addressing Diagram

Briefly, Program space contains user program code in OTP and user vectors; Data space contains user data in RAM and in OTP, and Stack space accommodates six levels of stack for subroutine and interrupt service routine nesting.

| 000h | PROGRAM SPACE |  | DATA SPACE |
| :---: | :---: | :---: | :---: |
|  | PROGRAM MEMORY (see Figure 4) | 000h | RESERVED |
|  |  | $\begin{aligned} & \text { 03Fh } \\ & \text { 040h } \end{aligned}$ |  |
|  |  |  | DATA ROM WINDOW |
|  |  | 080h | X REGISTER |
|  |  | 081h | Y REGISTER |
|  |  | 082h | V REGISTER |
|  |  | 083h | W REGISTER |
|  |  |  | RAM |
|  |  | $\begin{aligned} & \text { OBFh } \\ & \text { 0COh } \end{aligned}$ |  |
| OFFOh |  |  | $\begin{aligned} & \text { HARDWARE } \\ & \text { CONTROL } \end{aligned}$ |
|  | INTERRUPT \& |  | REGISTERS (see Table 2) |
| OFFFh |  | OFFh | ACCUMULATOR |

## MEMORY MAP (Cont'd)

Figure 4. Program Memory Map


## MEMORY MAP (Cont'd)

### 3.1.2 Program Space

Program Space comprises the instructions to be executed, the data required for immediate addressing mode instructions, the reserved factory test area and the user vectors. Program Space is addressed via the 12-bit Program Counter register (PC register). Thus, the MCU is capable of addressing 4 K bytes of memory directly.

### 3.1.3 Readout Protection

The Program Memory in in OTP, EPROM or ROM devices can be protected against external readout of memory by setting the Readout Protection bit in the option byte (Section 3.3 on page 15).
In the EPROM parts, Readout Protection option can be desactivated only by U.V. erasure that also results in the whole EPROM context being erased.
Note: Once the Readout Protection is activated, it is no longer possible, even for STMicroelectronics, to gain access to the OTP or ROM contents. Returned parts can therefore not be accepted if the Readout Protection bit is set.

### 3.1.4 Data Space

Data Space accommodates all the data necessary for processing the user program. This space comprises the RAM resource, the processor core and peripheral registers, as well as read-only data
such as constants and look-up tables in OTP/ EPROM.

### 3.1.4.1 Data ROM

All read-only data is physically stored in program memory, which also accommodates the Program Space. The program memory consequently contains the program code to be executed, as well as the constants and look-up tables required by the application.
The Data Space locations in which the different constants and look-up tables are addressed by the processor core may be thought of as a 64-byte window through which it is possible to access the read-only data stored in OTP/EPROM.

### 3.1.4.2 Data RAM

The data space includes the user RAM area, the accumulator (A), the indirect registers ( X ), ( Y ), the short direct registers $(\mathrm{V})$, (W), the I/O port registers, the peripheral data and control registers, the interrupt option register and the Data ROM Window register (DRWR register).

### 3.1.5 Stack Space

Stack space consists of six 12-bit registers which are used to stack subroutine and interrupt return addresses, as well as the current program counter contents.

## MEMORY MAP (Cont'd)

Table 2. Hardware Register Map

| Address | Block | Register Label | Register Name | Reset Status | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 080 \mathrm{~h} \\ \text { to } 083 \mathrm{~h} \end{gathered}$ | CPU | X,Y,V,W | $X, Y$ index registers <br> V, W short direct registers | xxh | R/W |
| 0COh 0C1h | I/O Ports |  | Port A Data Register <br> Port B Data Register | $\begin{aligned} & \text { 00h } \\ & \text { 00h } \end{aligned}$ | $\begin{aligned} & \text { R/W } \\ & \text { R/W } \end{aligned}$ |
| $\begin{aligned} & \text { 0C2h } \\ & 0 \mathrm{C} 3 \mathrm{~h} \end{aligned}$ | Reserved (2 Bytes) |  |  |  |  |
| $\begin{aligned} & \text { 0C4h } \\ & \text { 0C5h } \end{aligned}$ | I/O Ports | $\begin{aligned} & \hline \text { DDRA }^{2)} \\ & \text { DDRB }^{2)} \end{aligned}$ | Port A Direction Register Port B Direction Register | $\begin{aligned} & \text { 00h } \\ & \text { 00h } \end{aligned}$ | $\begin{aligned} & \text { R/W } \\ & \text { R/W } \end{aligned}$ |
| $\begin{aligned} & \text { 0C6h } \\ & \text { 0C7h } \end{aligned}$ | Reserved (2 Bytes) |  |  |  |  |
| 0C8h | CPU | IOR | Interrupt Option Register | xxh | Write-only |
| 0C9h | ROM | DRWR | Data ROM Window register | xxh | Write-only |
| $\begin{aligned} & \text { OCAh } \\ & \text { OCBh } \end{aligned}$ | Reserved (2 Bytes) |  |  |  |  |
| $\begin{aligned} & \text { oCCh } \\ & \text { OCDh } \end{aligned}$ | I/O Ports | $\begin{aligned} & \hline \text { ORA }^{2)} \\ & \text { ORB }^{2)} \end{aligned}$ | Port A Option Register Port B Option Register | $\begin{aligned} & \text { 00h } \\ & \text { 00h } \end{aligned}$ | $\begin{aligned} & \text { R/W } \\ & \text { R/W } \end{aligned}$ |
| OCEh OCFh | Reserved (2 bytes) |  |  |  |  |
| ODOh 0D1h | ADC | $\begin{aligned} & \text { ADR } \\ & \text { ADCR } \end{aligned}$ | A/D Converter Data Register A/D Converter Control Register | $\begin{aligned} & \text { xxh } \\ & \text { 40h } \end{aligned}$ | Read-only Ro/Wo |
| 0D2h 0D3h 0D4h | Timer 1 | $\begin{aligned} & \text { PSCR } \\ & \text { TCR } \\ & \text { TSCR } \end{aligned}$ | Timer 1 Prescaler Register <br> Timer 1 Downcounter Register <br> Timer 1 Status Control Register | 7Fh 0FFh 00h | $\begin{aligned} & \text { R/W } \\ & \text { R/W } \\ & \text { R/W } \end{aligned}$ |
| $\begin{gathered} \text { 0D5h } \\ \text { to 0D7h } \end{gathered}$ | Reserved (3 Bytes) |  |  |  |  |
| 0D8h | Watchdog Timer | WDGR | Watchdog Register | OFEh | R/W |
| 0D9h <br> to OFEh | Reserved (38 Bytes) |  |  |  |  |
| OFFh | CPU | A | Accumulator | xxh | R/W |

## Legend:

$x=$ undefined, R/W = Read/Write, Ro = Read-only Bit(s) in the register, Wo = Write-only Bit(s) in the register.

## Notes:

1. The contents of the I/O port DR registers are readable only in output configuration. In input configuration, the values of the I/O pins are returned instead of the DR register contents.
2. The bits associated with unavailable pins must always be kept at their reset value.
3. Do not use single-bit instructions (SET, RES...) on Port Data Registers if any pin of the port is configured in input mode (refer to Section 8 "I/O PORTS" on page 36 for more details).
4. Depending on device. See device summary on page 1.

## MEMORY MAP (Cont'd)

### 3.1.6 Data ROM Window

The Data read-only memory window is located from address 0040h to address 007Fh in Data space. It allows direct reading of 64 consecutive bytes located anywhere in program memory, between address 0000h and 0FFFh.
There are 64 blocks of 64 bytes in a 4 K device:

- Block 0 is related to the address range 0000h to 003Fh.
- Block 1 is related to the address range 0040h to 007Fh.
and so on...
All the program memory can therefore be used to store either instructions or read-only data. The Data ROM window can be moved in steps of 64 bytes along the program memory by writing the appropriate code in the Data ROM Window Register (DRWR).

Figure 5. Data ROM Window


### 3.1.6.1 Data ROM Window Register (DRWR)

The DRWR can be addressed like any RAM location in the Data Space.
This register is used to select the 64-byte block of program memory to be read in the Data ROM window (from address 40h to address 7Fh in Data space). The DRWR register is not cleared on reset, therefore it must be written to before accessing the Data read-only memory window area for the first time.

Address: 0C9h - Write Only
Reset Value = xxh (undefined)


Bits 7:6 = Reserved, must be cleared.

Bit 5:0 = DRWR[5:0] Data read-only memory Window Register Bits. These are the Data read-only memory Window bits that correspond to the upper bits of the data read-only memory space.
Caution: This register is undefined on reset, it is write-only, therefore do not read it nor access it using Read-Modify-Write instructions (SET, RES, INC and DEC).

## MEMORY MAP (Cont'd)

3.1.6.2 Data ROM Window memory addressing

In cases where some data (look-up tables for example) are stored in program memory, reading these data requires the use of the Data ROM window mechanism. To do this:

1. The DRWR register has to be loaded with the 64 -byte block number where the data are located (in program memory). This number also gives the start address of the block.
2. Then, the offset address of the byte in the Data ROM Window (corresponding to the offset in the 64-byte block in program memory) has to be loaded in a register ( $\mathrm{A}, \mathrm{X}, \ldots$ ).
When the above two steps are completed, the data can be read.
To understand how to determine the DRWR and the content of the register, please refer to the example shown in Figure 6. In any case the calcula-
tion is automatically handled by the ST6 development tools.
Please refer to the user manual of the correspoding tool.

### 3.1.6.3 Recommendations

Care is required when handling the DRWR register as it is write only. For this reason, the DRWR contents should not be changed while executing an interrupt service routine, as the service routine cannot save and then restore the register's previous contents. If it is impossible to avoid writing to the DRWR during the interrupt service routine, an image of the register must be saved in a RAM Iocation, and each time the program writes to the DRWR, it must also write to the image register. The image register must be written first so that, if an interrupt occurs between the two instructions, the DRWR is not affected.

Figure 6. Data ROM Window Memory Addressing


### 3.2 PROGRAMMING MODES

### 3.2.1 Program Memory

EPROM/OTP programming mode is set by a +12.5 V voltage applied to the TEST/ $\mathrm{V}_{\mathrm{PP}}$ pin. The programming flow of the ST62T00C, T01/E01C and T03C is described in the User Manual of the EPROM Programming Board.

## Table 3. ST6200C/03C Program Memory Map

| Device Address | Description |
| :---: | :---: |
| 0000h-0B9Fh | Reserved |
| OBAOh-0F9Fh | User ROM |
| OFA0h-0FEFh | Reserved |
| OFF0h-0FF7h | Interrupt Vectors |
| OFF8h-0FFBh | Reserved |
| OFFCh-0FFDh | NMI Interrupt Vector |
| OFFEh-0FFFh | Reset Vector |

Table 4. ST6201C Program Memory Map

| Device Address | Description |
| :---: | :---: |
| 0000h-087Fh | Reserved |
| 0880h-0F9Fh | User ROM |
| OFA0h-0FEFh | Reserved |
| OFF0h-0FF7h | Interrupt Vectors |
| OFF8h-0FFBh | Reserved |
| OFFCh-0FFDh | NMI Interrupt Vector |
| OFFEh-0FFFh | Reset Vector |

Note: OTP/EPROM devices can be programmed with the development tools available from STMicroelectronics (please refer to Section 13 on page 93).

### 3.2.2 EPROM Erasing

The EPROM devices can be erased by exposure to Ultra Violet light. The characteristics of the MCU are such that erasure begins when the memory is exposed to light with a wave lengths shorter than approximately 4000Å. It should be noted that sunlight and some types of fluorescent lamps have wavelengths in the range 3000-4000A.
It is thus recommended that the window of the MCU packages be covered by an opaque label to prevent unintentional erasure problems when testing the application in such an environment.
The recommended erasure procedure is exposure to short wave ultraviolet light which have a wavelength $2537 \AA ̊$. The integrated dose (i.e. U.V. intensity $x$ exposure time) for erasure should be a minimum of $30 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$. The erasure time with this dosage is approximately 30 to 40 minutes using an ultraviolet lamp with $12000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ power rating. The EPROM device should be placed within 2.5 cm (1inch) of the lamp tubes during erasure.

### 3.3 OPTION BYTES

Each device is available for production in user programmable versions (OTP) as well as in factory coded versions (ROM). OTP devices are shipped to customers with a default content (00h), while ROM factory coded parts contain the code supplied by the customer. This implies that OTP devices have to be configured by the customer using the Option Bytes while the ROM devices are facto-ry-configured.
The two option bytes allow the hardware configuration of the microcontroller to be selected.
The option bytes have no address in the memory map and can be accessed only in programming mode (for example using a standard ST6 programming tool).
In masked ROM devices, the option bytes are fixed in hardware by the ROM code (see Section 12.6.2 "ROM VERSION" on page 91). It is therefore impossible to read the option bytes.
The option bytes can be only programmed once. It is not possible to change the selected options after they have been programmed.
In order to reach the power consumption value indicated in Section 11.4, the option byte must be programmed to its default value. Otherwise, an over-consumption will occur.

## MSB OPTION BYTE

Bits 15:11 = Reserved, must be always cleared.

Bit $10=$ Reserved, must be always set.
Bit 9 = EXTCNTL External STOP MODE control. 0 : EXTCNTL mode not available. STOP mode is not available with the watchdog active.
1: EXTCNTL mode available. STOP mode is available with the watchdog active by setting NMI pin to one.

Bit 8 = LVD Low Voltage Detector on/off. This option bit enable or disable the Low Voltage Detector (LVD) feature.

0: Low Voltage Detector disabled 1: Low Voltage Detector enabled.

## LSB OPTION BYTE

## Bit 7 = PROTECT Readout Protection

This option bit enables or disables external access to the internal program memory.
0 : Program memory not read-out protected
1: Program memory read-out protected

Bit 6 = OSC Oscillator selection.
This option bit selects the main oscillator type.
0 : Quartz crystal, ceramic resonator or external clock
1: RC network

Bit $5=$ Reserved, must be always cleared.

Bit 4 = Reserved, must be always set.

Bit 3 = NMI PULL NMI Pull-Up on/off.
This option bit enables or disables the internal pullup on the NMI pin.
0 : Pull-up disabled
1: Pull-up enabled

Bit 2 = Reserved, must be always set.

Bit 1 = WDACT Hardware or software watchdog. This option bit selects the watchdog type. 0 : Software (watchdog to be enabled by software)
1: Hardware (watchdog always enabled)

Bit 0 = OSGEN Oscillator Safeguard on/off.
This option bit enables or disables the oscillator Safeguard (OSG) feature.
0: Oscillator Safeguard disabled
1: Oscillator Safeguard enabled


## 4 CENTRAL PROCESSING UNIT

### 4.1 INTRODUCTION

The CPU Core of ST6 devices is independent of the I/O or Memory configuration. As such, it may be thought of as an independent central processor communicating with on-chip I/O, Memory and Peripherals via internal address, data, and control buses.

### 4.2 MAIN FEATURES

- 40 basic instructions
- 9 main addressing modes
- Two 8-bit index registers
- Two 8-bit short direct registers
- Low power modes
- Maskable hardware interrupts
- 6-level hardware stack


### 4.3 CPU REGISTERS

The ST6 Family CPU core features six registers and three pairs of flags available to the programmer. These are described in the following paragraphs.
Accumulator (A). The accumulator is an 8 -bit general purpose register used in all arithmetic calculations, logical operations, and data manipula-
tions. The accumulator can be addressed in Data Space as a RAM location at address FFh. Thus the ST6 can manipulate the accumulator just like any other register in Data Space.
Index Registers (X, Y). These two registers are used in Indirect addressing mode as pointers to memory locations in Data Space. They can also be accessed in Direct, Short Direct, or Bit Direct addressing modes. They are mapped in Data Space at addresses 80h (X) and 81h (Y) and can be accessed like any other memory location.
Short Direct Registers (V, W). These two registers are used in Short Direct addressing mode. This means that the data stored in V or W can be accessed with a one-byte instruction (four CPU cycles). V and W can also be accessed using Direct and Bit Direct addressing modes. They are mapped in Data Space at addresses $82 \mathrm{~h}(\mathrm{~V})$ and 83h (W) and can be accessed like any other memory location.
Note: The $X$ and $Y$ registers can also be used as Short Direct registers in the same way as V and W.
Program Counter (PC). The program counter is a 12-bit register which contains the address of the next instruction to be executed by the core. This ROM location may be an opcode, an operand, or the address of an operand.

Figure 7. CPU Registers


ACCUMULATOR
RESET VALUE = xxh


X INDEX REGISTER


RESET VALUE $=$ xxh


RESET VALUE $=$ xxh


W SHORT INDIRECT REGISTER


PROGRAM COUNTER
RESET VALUE = RESET VECTOR @ 0FFEh-0FFFh
$x=$ Undefined value

## CPU REGISTERS (Cont'd)

The 12-bit length allows the direct addressing of 4096 bytes in Program Space.
However, if the program space contains more than 4096 bytes, the additional memory in program space can be addressed by using the Program ROM Page register.
The PC value is incremented after reading the address of the current instruction. To execute relative jumps, the PC and the offset are shifted through the ALU, where they are added; the result is then shifted back into the PC. The program counter can be changed in the following ways:

- JP (Jump) instruction PC = Jump address
- CALL instruction PC=Call address
- Relative Branch InstructionPC = PC +/- offset
- Interrupt
$\mathrm{PC}=$ Interrupt vector
- Reset

PC = Reset vector

- RET \& RETI instructions
$\mathrm{PC}=\mathrm{Pop}$ (stack)
- Normal instruction
$P C=P C+1$
Flags (C, Z). The ST6 CPU includes three pairs of flags (Carry and Zero), each pair being associated with one of the three normal modes of operation: Normal mode, Interrupt mode and Non Maskable Interrupt mode. Each pair consists of a CARRY flag and a ZERO flag. One pair (CN, ZN) is used during Normal operation, another pair is used during Interrupt mode (CI, ZI), and a third pair is used in the Non Maskable Interrupt mode (CNMI, ZNMI ).
The ST6 CPU uses the pair of flags associated with the current mode: as soon as an interrupt (or a Non Maskable Interrupt) is generated, the ST6 CPU uses the Interrupt flags (or the NMI flags) instead of the Normal flags. When the RETI instruction is executed, the previously used set of flags is restored. It should be noted that each flag set can only be addressed in its own context (Non Maskable Interrupt, Normal Interrupt or Main routine). The flags are not cleared during context switching and thus retain their status.
C : Carry flag.
This bit is set when a carry or a borrow occurs during arithmetic operations; otherwise it is cleared. The Carry flag is also set to the value of the bit tested in a bit test instruction; it also participates in the rotate left instruction.
0 : No carry has occured
1: A carry has occured


## Z: Zero flag

This flag is set if the result of the last arithmetic or logical operation was equal to zero; otherwise it is cleared.
0 : The result of the last operation is different from zero
1: The result of the last operation is zero
Switching between the three sets of flags is performed automatically when an NMI, an interrupt or a RETI instruction occurs. As NMI mode is automatically selected after the reset of the MCU, the ST6 core uses the NMI flags first.
Stack. The ST6 CPU includes a true LIFO (Last In First Out) hardware stack which eliminates the need for a stack pointer. The stack consists of six separate 12-bit RAM locations that do not belong to the data space RAM area. When a subroutine call (or interrupt request) occurs, the contents of each level are shifted into the next level down, while the content of the PC is shifted into the first level (the original contents of the sixth stack level are lost). When a subroutine or interrupt return occurs (RET or RETI instructions), the first level register is shifted back into the PC and the value of each level is popped back into the previous level.

Figure 8. Stack manipulation


Since the accumulator, in common with all other data space registers, is not stored in this stack, management of these registers should be performed within the subroutine.
Caution: The stack will remain in its "deepest" position if more than 6 nested calls or interrupts are executed, and consequently the last return address will be lost.
It will also remain in its highest position if the stack is empty and a RET or RETI is executed. In this case the next instruction will be executed.

## 5 CLOCKS, SUPPLY AND RESET

### 5.1 CLOCK SYSTEM

The main oscillator of the MCU can be driven by any of these clock sources:

- external clock signal
- external AT-cut parallel-resonant crystal
- external ceramic resonator
- external RC network ( $\mathrm{R}_{\mathrm{NET}}$ ).

In addition, an on-chip Low Frequency Auxiliary Oscillator (LFAO) is available as a back-up clock system or to reduce power consumption.
An optional Oscillator Safeguard (OSG) filters spikes from the oscillator lines, and switches to the LFAO backup oscillator in the event of main oscillator failure. It also automatically limits the internal clock frequency ( $\mathrm{f}_{\mathrm{INT}}$ ) as a function of $\mathrm{V}_{\mathrm{DD}}$, in order to guarantee correct operation. These functions are illustrated in Figure 10, and Figure 11.

Table 5 illustrates various possible oscillator configurations using an external crystal or ceramic resonator, an external clock input, an external resistor ( $\mathrm{R}_{\mathrm{NET}}$ ), or the lowest cost solution using only the LFAO.
For more details on configuring the clock options, refer to the Option Bytes section of this document.
The internal MCU clock frequency ( $\mathrm{f}_{\mathrm{INT}}$ ) is divided by 12 to drive the Timer, the Watchdog timer and the A/D converter, by 13 to drive the CPU core and the SPI and by 1 or 3 to drive the ARTIMER, as shown in Figure 9.
With an 8 MHz oscillator, the fastest CPU cycle is therefore $1.625 \mu \mathrm{~s}$.
A CPU cycle is the smallest unit of time needed to execute any operation (for instance, to increment the Program Counter). An instruction may require two, four, or five CPU cycles for execution.

Figure 9. Clock Circuit Block Diagram


## CLOCK SYSTEM (Cont'd)

### 5.1.1 Main Oscillator

The oscillator configuration is specified by selecting the appropriate option in the option bytes (refer to the Option Bytes section of this document). When the CRYSTAL/RESONATOR option is selected, it must be used with a quartz crystal, a ceramic resonator or an external signal provided on the OSCin pin. When the RC NETWORK option is selected, the system clock is generated by an external resistor (the capacitor is implemented internally).
The main oscillator can be turned off (when the OSG ENABLED option is selected) by setting the OSCOFF bit of the ADC Control Register (not available on some devices). This will automatically start the Low Frequency Auxiliary Oscillator (LFAO).
The main oscillator can be turned off by resetting the OSCOFF bit of the A/D Converter Control Register or by resetting the MCU. When the main oscillator starts there is a delay made up of the oscillator start-up delay period plus the duration of the software instruction at a clock frequency flfaO.
Caution: It should be noted that when the RC network option is selected, the accuracy of the frequency is about $20 \%$ so it may not be suitable for some applications (For more details, please refer to the Electrical Characteristics Section).

Table 5. Oscillator Configurations

|  | Hardware Configuration |
| :---: | :---: |
|  | External Clock |
|  | Crystal/Resonator Clock ${ }^{2)}$ |
|  |  |
|  | LFAO |

Notes:

1. To select the options shown in column 1 of the above table, refer to the Option Byte section.
2.This schematic are given for guidance only and are subject to the schematics given by the crystal or ceramic resonator manufacturer.
2. For more details, please refer to the Electrical Characteristics Section.

## CLOCK SYSTEM (Cont'd)

### 5.1.2 Oscillator Safeguard (OSG)

The Oscillator Safeguard (OSG) feature is a means of dramatically improving the operational integrity of the MCU. It is available when the OSG ENABLED option is selected in the option byte (refer to the Option Bytes section of this document).
The OSG acts as a filter whose cross-over frequency is device dependent and provides three basic functions:

- Filtering spikes on the oscillator lines which would result in driving the CPU at excessive frequencies
- Management of the Low Frequency Auxiliary Oscillator (LFAO), (useable as low cost internal clock source, backup clock in case of main oscillator failure or for low power consumption)
- Automatically limiting the $f_{\text {INT }}$ clock frequency as a function of supply voltage, to ensure correct operation even if the power supply drops.


### 5.1.2.1 Spike Filtering

Spikes on the oscillator lines result in an effectively increased internal clock frequency. In the absence of an OSG circuit, this may lead to an over frequency for a given power supply voltage. The OSG filters out such spikes (as illustrated in Figure 10). In all cases, when the OSG is active, the max-
imum internal clock frequency, $\mathrm{f}_{\mathrm{INT}}$, is limited to $\mathrm{f}_{\mathrm{OSG}}$, which is supply voltage dependent.

### 5.1.2.2 Management of Supply Voltage Variations

Over-frequency, at a given power supply level, is seen by the OSG as spikes; it therefore filters out some cycles in order that the internal clock frequency of the device is kept within the range the particular device can stand (depending on $\mathrm{V}_{\mathrm{DD}}$ ), and below $\mathrm{f}_{\mathrm{OSG}}$ : the maximum authorised frequency with OSG enabled.

### 5.1.2.3 LFAO Management

When the OSG is enabled, the Low Frequency Auxiliary Oscillator can be used (see Section 5.1.3).

Note: The OSG should be used wherever possible as it provides maximum security for the application. It should be noted however, that it can increase power consumption and reduce the maximum operating frequency to fosG (see Electrical Characteristics section).
Caution: Care has to be taken when using the OSG, as the internal frequency is defined between a minimum and a maximum value and may vary depending on both $\mathrm{V}_{\mathrm{DD}}$ and temperature. For precise timing measurements, it is not recommended to use the OSG.

Figure 10. OSG Filtering Function


Figure 11. LFAO Oscillator Function


## CLOCK SYSTEM (Cont'd)

### 5.1.3 Low Frequency Auxiliary Oscillator (LFAO)

The Low Frequency Auxiliary Oscillator has three main purposes. Firstly, it can be used to reduce power consumption in non timing critical routines. Secondly, it offers a fully integrated system clock, without any external components. Lastly, it acts as a backup oscillator in case of main oscillator failure.
This oscillator is available when the OSG ENABLED option is selected in the option byte (refer to the Option Bytes section of this document). In this case, it automatically starts one of its periods after the first missing edge of the main oscillator, whatever the reason for the failure (main oscillator defective, no clock circuitry provided, main oscillator switched off...). See Figure 11.
User code, normal interrupts, WAIT and STOP instructions, are processed as normal, at the reduced flFAO frequency. The A/D converter accuracy is decreased, since the internal frequency is below 1.2 MHz .
At power on, until the main oscillator starts, the reset delay counter is driven by the LFAO. If the main oscillator starts before the 2048 cycle delay has elapsed, it takes over.

The Low Frequency Auxiliary Oscillator is automatically switched off as soon as the main oscillator starts.

### 5.1.4 Register Description ADC CONTROL REGISTER (ADCR) Address: OD1h - Read/Write Reset value: 01000000 (40h)

7

| ADCR | ADCR | ADCR | ADCR | ADCR | OSC | ADCR | ADCR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | OFF | 1 | 0 |

Bit 7:3, 1:0 = ADCR[7:3], ADCR[1:0] ADC Control Register.
These bits are used to control the A/D converter (if available on the device) otherwise they are not used.

Bit 2 = OSCOFF Main Oscillator Off.
0: Main oscillator enabled
1: Main oscillator disabled
Note: The OSG must be enabled using the OSGEN option in the Option Byte, otherwise the OSCOFF setting has no effect.

## 6 LOW VOLTAGE DETECTOR (LVD)

The on-chip Low Voltage Detector is enabled by setting a bit in the option bytes (refer to the Option Bytes section of this document).
The LVD allows the device to be used without any external RESET circuitry. In this case, the RESET pin should be left unconnected.
If the LVD is not used, an external circuit is mandatory to ensure correct Power On Reset operation, see figure in the Reset section. For more details, please refer to the application note AN669.
The LVD generates a static Reset when the supply voltage is below a reference value. This means that it secures the power-up as well as the powerdown keeping the ST6 in reset.
The $\mathrm{V}_{\text {IT }}$ reference value for a voltage drop is lower than the $\mathrm{V}_{\text {IT+ }}$ reference value for power-on in order to avoid a parasitic reset when the MCU starts running and sinks current on the supply (hysteresis).

The LVD Reset circuitry generates a reset when $V_{D D}$ is below:
$-V_{I T+}$ when $V_{D D}$ is rising
$-V_{\text {IT. }}$. when $V_{D D}$ is falling
The LVD function is illustrated in Figure 12.
If the LVD is enabled, the MCU can be in only one of two states:

- Over the input threshold voltage, it is running under full software control
- Below the input threshold voltage, it is in static safe reset
In these conditions, secure operation is guaranteed without the need for external reset hardware.
During a Low Voltage Detector Reset, the RESET pin is held low, thus permitting the MCU to reset other devices.

Figure 12. Low Voltage Detector Reset


### 6.1 RESET

### 6.1.1 Introduction

The MCU can be reset in three ways:

- A low pulse input on the RESET pin
- Internal Watchdog reset
- Internal Low Voltage Detector (LVD) reset


### 6.1.2 RESET Sequence

The basic RESET sequence consists of 3 main phases:

- Internal (watchdog or LVD) or external Reset event
- A delay of 2048 clock ( $\mathrm{f}_{\mathrm{INT}}$ ) cycles
- RESET vector fetch

The reset delay allows the oscillator to stabilise and ensures that recovery has taken place from the Reset state.

The RESET vector fetch phase duration is 2 clock cycles.
When a reset occurs:

- The stack is cleared
- The PC is loaded with the address of the Reset vector. It is located in program ROM starting at address OFFEh.
A jump to the beginning of the user program must be coded at this address.
- The interrupt flag is automatically set, so that the CPU is in Non Maskable Interrupt mode. This prevents the initialization routine from being interrupted. The initialization routine should therefore be terminated by a RETI instruction, in order to go back to normal mode.

Figure 13. RESET Sequence


## RESET (Cont'd)

### 6.1.3 RESET Pin

The $\overline{\text { RESET }}$ pin may be connected to a device on the application board in order to reset the MCU if required. The RESET pin may be pulled low in RUN, WAIT or STOP mode. This input can be used to reset the internal state of the MCU and ensure it starts-up correctly. The pin, which is connected to an internal pull-up, is active low and features a Schmitt trigger input. A delay ( 2048 clock cycles) added to the external signal ensures that even short pulses on the RESET pin are accepted as valid, provided $V_{D D}$ has completed its rising phase and that the oscillator is running correctly (normal RUN or WAIT modes). The MCU is kept in the Reset state as long as the RESET pin is held low.

If the RESET pin is grounded while the MCU is in RUN or WAIT modes, processing of the user program is stopped (RUN mode only), the I/O ports are configured as inputs with pull-up resistors and the main oscillator is restarted. When the level on the RESET pin then goes high, the initialization sequence is executed at the end of the internal delay period.
If the RESET pin is grounded while the MCU is in STOP mode, the oscillator starts up and all the I/O ports are configured as inputs with pull-up resistors. When the RESET pin level then goes high, the initialization sequence is executed at the end of the internal delay period.
A simple external RESET circuitry is shown in Figure 15. For more details, please refer to the application note AN669.

Figure 14. Reset Block Diagram


## RESET (Cont'd)

### 6.1.4 Watchdog Reset

The MCU provides a Watchdog timer function in order to be able to recover from software hangups. If the Watchdog register is not refreshed before an end-of-count condition is reached, a Watchdog reset is generated.

After a Watchdog reset, the MCU restarts in the same way as if a Reset was generated by the RESET pin.
Note: When a watchdog reset occurs, the RESET pin is tied low for very short time period, to flag the reset phase. This time is not long enough to reset external circuits.
For more details refer to the Watchdog Timer chapter.

### 6.1.5 LVD Reset

Two different RESET sequences caused by the internal LVD circuitry can be distinguished:

## - Power-On RESET

- Voltage Drop RESET

During an LVD reset, the RESET pin is pulled low when $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\text {IT+ }}$ (rising edge) or $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\text {IT. }}$ (falling edge).
For more details, refer to the LVD chapter.
Caution: Do not externally connect directly the RESET pin to $V_{D D}$, this may cause damage to the component in case of internal RESET (Watchdog or LVD).

Figure 15. Simple External Reset Circuitry


Figure 16. Reset Processing


### 6.2 INTERRUPTS

The ST6 core may be interrupted by four maskable interrupt sources, in addition to a Non Maskable Interrupt (NMI) source. The interrupt processing flowchart is shown in Figure 18.
Maskable interrupts must be enabled by setting the GEN bit in the IOR register. However, even if they are disabled (GEN bit $=0$ ), interrupt events are latched and may be processed as soon as the GEN bit is set.
Each source is associated with a specific Interrupt Vector, located in Program space (see Table 7). In the vector location, the user must write a Jump in-
struction to the associated interrupt service routine.

When an interrupt source generates an interrupt request, the PC register is loaded with the address of the interrupt vector, which then causes a Jump to the relevant interrupt service routine, thus servicing the interrupt.
Interrupt are triggered by events either on external pins, or from the on-chip peripherals. Several events can be ORed on the same interrupt vector. On-chip peripherals have flag registers to determine which event triggered the interrupt.

Figure 17. Interrupts Block Diagram


### 6.3 INTERRUPT RULES AND PRIORITY MANAGEMENT

- A Reset can interrupt the NMI and peripheral interrupt routines
- The Non Maskable Interrupt request has the highest priority and can interrupt any peripheral interrupt routine at any time but cannot interrupt another NMI interrupt.
- No peripheral interrupt can interrupt another. If more than one interrupt request is pending, these are processed by the processor core according to their priority level: vector \#1 has the highest priority while vector \#4 the lowest. The priority of each interrupt source is fixed by hardware (see Interrupt Mapping table).


### 6.4 INTERRUPTS AND LOW POWER MODES

All interrupts cause the processor to exit from WAIT mode. Only the external and some specific interrupts from the on-chip peripherals cause the processor to exit from STOP mode (refer to the "Exit from STOP" column in the Interrupt Mapping Table).

### 6.5 NON MASKABLE INTERRUPT

This interrupt is triggered when a falling edge occurs on the NMI pin regardless of the state of the GEN bit in the IOR register. An interrupt request on NMI vector \#0 is latched by a flip flop which is automatically reset by the core at the beginning of the NMI service routine.

### 6.6 PERIPHERAL INTERRUPTS

Different peripheral interrupt flags in the peripheral control registers are able to cause an interrupt when they are active if both:

- The GEN bit of the IOR register is set
- The corresponding enable bit is set in the peripheral control register.
Peripheral interrupts are linked to vectors \#3 and \#4. Interrupt requests are flagged by a bit in their corresponding control register. This means that a request cannot be lost, because the flag bit must be cleared by user software.


### 6.7 EXTERNAL INTERRUPTS (I/O Ports)

External interrupt vectors can be loaded into the PC register if the corresponding external interrupt occurred and if the GEN bit is set. These interrupts allow the processor to exit from STOP mode.
The external interrupt polarity is selected through the IOR register.
External interrupts are linked to vectors \#1 and \# 2.

Interrupt requests on vector \#1 can be configured either as edge or level-sensitive using the LES bit in the IOR Register.
Interrupt requests from vector \#2 are always edge sensitive. The edge polarity can be configured using the ESB bit in the IOR Register.
In edge-sensitive mode, a latch is set when a edge occurs on the interrupt source line and is cleared when the associated interrupt routine is started. So, an interrupt request can be stored until completion of the currently executing interrupt routine, before being processed. If several interrupt requests occurs before completion of the current interrupt routine, only the first request is stored.
Storing of interrupt requests is not possible in level sensitive mode. To be taken into account, the low level must be present on the interrupt pin when the MCU samples the line after instruction execution.

### 6.7.1 Notes on using External Interrupts

## ESB bit Spurious Interrupt on Vector \#2

If a pin associated with interrupt vector \#2 is configured as interrupt with pull-up, whenever vector \#2 is configured to be rising edge sensitive (by setting the ESB bit in the IOR register), an interrupt is latched although a rising edge may not have occured on the associated pin.

This is due to the vector \#2 circuitry.The workaround is to discard this first interrupt request in the routine (using a flag for example).

## Masking of One Interrupt by Another on Vector \#2.

When two or more port pins (associated with interrupt vector \#2) are configured together as input with interrupt (falling edge sensitive), as long as one pin is stuck at ' 0 ', the other pin can never generate an interrupt even if an active edge occurs at this pin. The same thing occurs when one pin is stuck at ' 1 ' and interrupt vector \#2 is configured as rising edge sensitive.
To avoid this the first pin must input a signal that goes back up to '1' right after the falling edge. Otherwise, in the interrupt routine for the first pin, deactivate the "input with interrupt" mode using the port control registers (DDR, OR, DR). An active edge on another pin can then be latched.

## I/O port Configuration Spurious Interrupt on Vector \#2

If a pin associated with interrupt vector \#2 is in 'input with pull-up' state, a ' 0 ' level is present on the pin and the ESB bit $=0$, when the I/O pin is configured as interrupt with pull-up by writing to the DDRx, ORx and DRx register bits, an interrupt is latched although a falling edge may not have occurred on the associated pin.
In the opposite case, if the pin is in interrupt with pull-up state, a 0 level is present on the pin and the ESB bit $=1$, when the I/O port is configured as input with pull-up by writing to the DDRx, ORx and DRx bits, an interrupt is latched although a rising edge may not have occurred on the associated pin.

### 6.8 INTERRUPT HANDLING PROCEDURE

The interrupt procedure is very similar to a call procedure, in fact the user can consider the interrupt as an asynchronous call procedure. As this is an asynchronous event, the user cannot know the context and the time at which it occurred. As a result, the user should save all Data space registers which may be used within the interrupt routines. The following list summarizes the interrupt procedure:
When an interrupt request occurs, the following actions are performed by the MCU automatically:

- The core switches from the normal flags to the interrupt flags (or the NMI flags).
- The PC contents are stored in the top level of the stack.
- The normal interrupt lines are inhibited (NMI still active).
- The internal latch (if any) is cleared.
-The associated interrupt vectoris loaded in the PC.
When an interrupt request occurs, the following actions must be performed by the user software:
- User selected registers have to be saved within the interrupt service routine (normally on a software stack).
- The source of the interrupt must be determined by polling the interrupt flags (if more than one source is associated with the same vector).
- The RETI (RETurn from Interrupt) instruction must end the interrupt service routine.
After the RETI instruction is executed, the MCU returns to the main routine.
Caution: When a maskable interrupt occurs while the ST6 core is in NORMAL mode and during the execution of an "Idi IOR, 00h" instruction (disabling all maskable interrupts): if the interrupt request occurs during the first 3 cycles of the "ldi" instruction (which is a 4-cycle instruction) the core will switch to interrupt mode BUT the flags CN and ZN will NOT switch to the interrupt pair Cl and ZI .


### 6.8.1 Interrupt Response Time

This is defined as the time between the moment when the Program Counter is loaded with the interrupt vector and when the program has jump to the interrupt subroutine and is ready to execute the code. It depends on when the interrupt occurs while the core is processing an instruction.

Figure 18. Interrupt Processing Flow Chart


Table 6. Interrupt Response Time

| Minimum | 6 CPU cycles |
| :--- | :--- |
| Maximum | 11 CPU cycles |

One CPU cycle is 13 external clock cycles thus 11 CPU cycles $=11 \times(13 / 8 M)=17.875 \mu \mathrm{~s}$ with an 8 MHz external quartz.

### 6.9 REGISTER DESCRIPTION

INTERRUPT OPTION REGISTER (IOR)
Address: 0C8h - Write Only
Reset status: 00h


Caution: This register is write-only and cannot be accessed by single-bit operations (SET, RES, DEC,...).

Bit 7 =Reserved, must be cleared.

Bit 6 = LES Level/Edge Selection bit.
0 : Falling edge sensitive mode is selected for interrupt vector \#1

1: Low level sensitive mode is selected for interrupt vector \#1

## Bit 5 = ESB Edge Selection bit.

0 : Falling edge mode on interrupt vector \#2
1: Rising edge mode on interrupt vector \#2

Bit 4 = GEN Global Enable Interrupt.
0 : Disable all maskable interrupts
1: Enable all maskable interrupts
Note: When the GEN bit is cleared, the NMI interrupt is active but cannot be used to exit from STOP or WAIT modes.

Bits 3:0 = Reserved, must be cleared.

Table 7. Interrupt Mapping

| Vector number | Source Block | Description | Register Label | Flag | Exit from STOP | Vector Address | Priority Order |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RESET | Reset | N/A | N/A | yes | FFEh-FFFh | Priority |
| Vector \#0 | NMI | Non Maskable Interrupt | N/A | N/A | yes | FFCh-FFDh |  |
| NOT USED |  |  |  |  |  | FFAh-FFBh |  |
|  |  |  |  |  |  | FF8h-FF9h |  |
| Vector \#1 | Port A | Ext. Interrupt Port A | N/A | N/A | yes | FF6h-FF7h |  |
| Vector \#2 | Port B | Ext. Interrupt Port B | N/A | N/A | yes | FF4h-FF5h |  |
| Vector \#3 | TIMER | Timer underflow | TSCR | TMZ | yes | FF2h-FF3h | est |
| Vector \#4 | ADC * | End Of Conversion | ADCR | EOC | no | FF0h-FF1h | Priority |

* Depending on device. See device summary on page 1.


## 7 POWER SAVING MODES

### 7.1 INTRODUCTION

To give a large measure of flexibility to the application in terms of power consumption, two main power saving modes are implemented in the ST6 (see Figure 19).
In addition, the Low Frequency Auxiliary Oscillator (LFAO) can be used instead of the main oscillator to reduce power consumption in RUN and WAIT modes.
After a RESET the normal operating mode is selected by default (RUN mode). This mode drives the device (CPU and embedded peripherals) by means of a master clock which is based on the main oscillator frequency.
From Run mode, the different power saving modes may be selected by calling the specific ST6 software instruction or for the LFAO by setting the relevant register bit. For more information on the LFAO, please refer to the Clock chapter.

Figure 19. Power Saving Mode Transitions
SOAO

### 7.2 WAIT MODE

The MCU goes into WAIT mode as soon as the WAIT instruction is executed. This has the following effects:

- Program execution is stopped, the microcontroller software can be considered as being in a "frozen" state.
- RAM contents and peripheral registers are preserved as long as the power supply voltage is higher than the RAM retention voltage.
- The oscillator is kept running to provide a clock to the peripherals; they are still active.
WAIT mode can be used when the user wants to reduce the MCU power consumption during idle periods, while not losing track of time or the ability to monitor external events. WAIT mode places the MCU in a low power consumption mode by stopping the CPU. The active oscillator (main oscillator or LFAO) is kept running in order to provide a clock signal to the peripherals.
If the power consumption has to be further reduced, the Low Frequency Auxiliary Oscillator (LFAO) can be used in place of the main oscillator, if its operating frequency is lower. If required, the LFAO must be switched on before entering WAIT mode.


## Exit from Wait mode

The MCU remains in WAIT mode until one of the following events occurs:

- RESET (Watchdog, LVD or RESET pin)
- A peripheral interrupt (timer, ADC,...),
- An external interrupt (I/O port, NMI)

The Program Counter then branches to the starting address of the interrupt or RESET service routine. Refer to Figure 20.
See also Section 7.4.1.

Figure 20. WAIT Mode Flowchart


### 7.3 STOP MODE

STOP mode is the lowest power consumption mode of the MCU (see Figure 22).
The MCU goes into STOP mode as soon as the STOP instruction is executed. This has the following effects:

- Program execution is stopped, the microcontroller can be considered as being "frozen".
- The contents of RAM and the peripheral registers are kept safely as long as the power supply voltage is higher than the RAM retention voltage.
- The oscillator is stopped, so peripherals cannot work except the those that can be driven by an external clock.


## Exit from STOP Mode

The MCU remains in STOP mode until one of the following events occurs:

- RESET (Watchdog, LVD or RESET pin)
- A peripheral interrupt (assuming this peripheral can be driven by an external clock)
- An external interrupt (I/O port, NMI)

In all cases a delay of 2048 clock cycles ( $\mathrm{f}_{\mathrm{INT}}$ ) is generated to make sure the oscillator has started properly.

The Program Counter then points to the starting address of the interrupt or RESET service routine (see Figure 21).

## STOP Mode and Watchdog

When the Watchdog is active (hardware or software activation), the STOP instruction is disabled and a WAIT instruction will be executed in its place unless the EXCTNL option bit is set to 1 in the option bytes and a a high level is present on the NMI pin. In this case, the STOP instruction will be executed and the Watchdog will be frozen.

Figure 21. STOP Mode Timing Overview


## STOP MODE (Cont'd)

Figure 22. STOP Mode Flowchart


## Notes:

1. EXCTNL is an option bit. See option byte section for more details.
2. Peripheral clocked with an external clock source can still be active.
3. Only some specific interrupts can exit the MCU from STOP mode (such as external interrupt). Refer to the Interrupt Mapping table for more details.

### 7.4 NOTES RELATED TO WAIT AND STOP MODES

### 7.4.1 Exit from Wait and Stop Modes

### 7.4.1.1 NMI Interrupt

It should be noted that when the GEN bit in the IOR register is low (interrupts disabled), the NMI interrupt is active but cannot cause a wake up from STOP/WAIT modes.

### 7.4.1.2 Restart Sequence

When the MCU exits from WAIT or STOP mode, it should be noted that the restart sequence depends on the original state of the MCU (normal, interrupt or non-maskable interrupt mode) prior to entering WAIT or STOP mode, as well as on the interrupt type.
Normal Mode. If the MCU was in the main routine when the WAIT or STOP instruction was executed, exit from Stop or Wait mode will occur as soon as an interrupt occurs; the related interrupt routine is executed and, on completion, the instruction which follows the STOP or WAIT instruction is then executed, providing no other interrupts are pending.
Non Maskable Interrupt Mode. If the STOP or WAIT instruction has been executed during execution of the non-maskable interrupt routine, the MCU exits from Stop or Wait mode as soon as an interrupt occurs: the instruction which follows the STOP or WAIT instruction is executed, and the MCU remains in non-maskable interrupt mode, even if another interrupt has been generated.
Normal Interrupt Mode. If the MCU was in interrupt mode before the STOP or WAIT instruction was executed, it exits from STOP or WAIT mode
as soon as an interrupt occurs. Nevertheless, two cases must be considered:

- If the interrupt is a normal one, the interrupt routine in which the WAIT or STOP mode was entered will be completed, starting with the execution of the instruction which follows the STOP or the WAIT instruction, and the MCU is still in interrupt mode. At the end of this routine pending interrupts will be serviced according to their priority.
- In the event of a non-maskable interrupt, the non-maskable interrupt service routine is processed first, then the routine in which the WAIT or STOP mode was entered will be completed by executing the instruction following the STOP or WAIT instruction. The MCU remains in normal interrupt mode.


### 7.4.2 Recommended MCU Configuration

For lowest power consumption during RUN or WAIT modes, the user software must configure the MCU as follows:

- Configure unused I/Os as output push-pull low mode
- Place all peripherals in their power down modes before entering STOP mode
- Select the Low Frequency Auxiliary Oscillator (provided this runs at a lower frequency than the main oscillator).
The WAIT and STOP instructions are not executed if an enabled interrupt request is pending.


## 8 I/O PORTS

### 8.1 INTRODUCTION

Each I/O port contains up to 8 pins. Each pin can be programmed independently as digital input (with or without pull-up and interrupt generation), digital output (open drain, push-pull) or analog input (when available).
The I/O pins can be used in either standard or alternate function mode.
Standard I/O mode is used for:

- Transfer of data through digital inputs and outputs (on specific pins):
- External interrupt generation

Alternate function mode is used for:

- Alternate signal input/output for the on-chip peripherals
The generic I/O block diagram is shown in Figure 23.


### 8.2 FUNCTIONAL DESCRIPTION

Each port is associated with 3 registers located in Data space:

- Data Register (DR)
- Data Direction Register (DDR)
- Option Register (OR)

Each I/O pin may be programmed using the corresponding register bits in the DDR, DR and OR registers: bit x corresponding to pin x of the port. Table 8 illustrates the various port configurations which can be selected by user software.
During MCU initialization, all I/O registers are cleared and the input mode with pull-up and no interrupt generation is selected for all the pins, thus avoiding pin conflicts.

### 8.2.1 Digital Input Modes

The input configuration is selected by clearing the corresponding DDR register bit.
In this case, reading the DR register returns the digital value applied to the external I/O pin.
Different input modes can be selected by software through the DR and OR registers, see Table 8.

## External Interrupt Function

All input lines can be individually connected by software to the interrupt system by programming the OR and DR registers accordingly. The interrupt trigger modes (falling edge, rising edge and low level) can be configured by software for each port as described in the Interrupt section.

### 8.2.2 Analog Inputs

Some pins can be configured as analog inputs by programming the OR and DR registers accordingly, see Table 8. These analog inputs are connected to the on-chip 8-bit Analog to Digital Converter.
Caution: ONLY ONE pin should be programmed as an analog input at any time, since by selecting more than one input simultaneously their pins will be effectively shorted.

### 8.2.3 Output Modes

The output configuration is selected by setting the corresponding DDR register bit. In this case, writing to the DR register applies this digital value to the I/O pin through the latch. Then, reading the DR register returns the previously stored value.
Two different output modes can be selected by software through the OR register: push-pull and open-drain.
DR register value and output pin status:

| DR | Push-pull | Open-drain |
| :---: | :---: | :---: |
| 0 | $\mathrm{~V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ |
| 1 | $\mathrm{~V}_{\mathrm{DD}}$ | Floating |

Note: The open drain setting is not a true open drain. This means it has the same structure as the push-pull setting but the P -buffer is deactivated. To avoid damaging the device, please respect the $V_{\text {OUT }}$ absolute maximum rating described in the Electrical Characteristics section.

### 8.2.4 Alternate Functions

When an on-chip peripheral is configured to use a pin, the alternate function (timer input/output...) is not systematically selected but has to be configured through the DDR, OR and DR registers. Refer to the chapter describing the peripheral for more details.

## I/O PORTS (Cont'd)

Figure 23. I/O Port Block Diagram


Table 8. I/O Port Configurations

| DDR | OR | DR | Mode | Option |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Input | With pull-up, no interrupt |
| 0 | 0 | 1 | Input | No pull-up, no interrupt |
| 0 | 1 | 0 | Input | With pull-up and with interrupt |
| 0 | 1 | 1 | Input | Analog input (when available) |
| 1 | 0 | x | Output | Open-drain output (20mA sink when available) |
| 1 | 1 | x | Output | Push-pull output (20mA sink when available) |

Note: x = Don't care

## I/O PORTS (Cont'd)

### 8.2.5 Instructions NOT to be used to access Port Data registers (SET, RES, INC and DEC)

DO NOT USE READ-MODIFY-WRITE INSTRUCTIONS (SET, RES, INC and DEC) ON PORT DATA REGISTERS IF ANY PIN OF THE PORT IS CONFIGURED IN INPUT MODE.
These instructions make an implicit read and write back of the entire register. In port input mode, however, the data register reads from the input pins directly, and not from the data register latches. Since data register information in input mode is used to set the characteristics of the input pin (interrupt, pull-up, analog input), these may be unintentionally reprogrammed depending on the state of the input pins.
As a general rule, it is better to only use single bit instructions on data registers when the whole (8bit) port is in output mode. In the case of inputs or of mixed inputs and outputs, it is advisable to keep a copy of the data register in RAM. Single bit instructions may then be used on the RAM copy, after which the whole copy register can be written to the port data register:

SET bit, datacopy
LD a, datacopy
LD DRA, a

### 8.2.6 Recommendations

## 1. Safe I/O State Switching Sequence

Switching the I/O ports from one state to another should be done in a sequence which ensures that no unwanted side effects can occur. The recommended safe transitions are illustrated in Figure 24 The Interrupt Pull-up to Input Analog transition (and vice-vesra) is potentially risky and should be avoided when changing the I/O operating mode.

## 2. Handling Unused Port Bits

On ports that have less than 8 external pins connected:

- Leave the unbonded pins in reset state and do not change their configuration.
- Do not use instructions that act on a whole port register (INC, DEC, or read operations). Unavailable bits must be masked by software (AND instruction). Thus, when a read operation performed on an incomplete port is followed by a comparison, use a mask.


## 3. High Impedance Input

On any CMOS device, it is not recommended to connect high impedance on input pins. The choice of these impedance has to be done with respect to the maximum leakage current defined in the datasheet. The risk is to be close or out of specification on the input levels applied to the device.

### 8.3 LOW POWER MODES

The WAIT and STOP instructions allow the ST62xx to be used in situations where low power consumption is needed. The lowest power consumption is achieved by configuring l/Os in output push-pull low mode.

| Mode | Description |
| :--- | :--- |
| WAIT | No effect on I/O ports. External interrupts <br> cause the device to exit from WAIT mode. |
| STOP | No effect on I/O ports. External interrupts <br> cause the device to exit from STOP mode. |

### 8.4 INTERRUPTS

The external interrupt event generates an interrupt if the corresponding configuration is selected with DDR, DR and OR registers (see Table 8) and the GEN-bit in the IOR register is set.

Figure 24. Diagram showing Safe I/O State Transitions


Note *. xxx = DDR, OR, DR Bits respectively

I/O PORTS (Cont'd)
Table 9. I/O Port Option Selections

|  | MODE |  |  | AVAILABLE ON ${ }^{(1)}$ | SCHEMATIC |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Input |  |  | $\begin{aligned} & \text { PA1-PA3 } \\ & \text { PB0, PB1, PB3, } \\ & \text { PB5-PB7 } \end{aligned}$ |  |
|  | Reset state Input with pull up |  |  | PA1-PA3 <br> PB0, PB1, PB3, <br> PB5-PB7 |  |
|  | Input with pull up with interrupt |  |  | PA1-PA3 <br> PB0, PB1, PB3, <br> PB5-PB7 |  |
|  | DDRx 0 | ORx 1 | DRx 0 |  |  |
|  | Analog Input |  |  | PB3, PB5-PB7 <br> (Except on <br> ST6203C) |  |
|  | $\begin{gathered} \text { DDRx } \\ 0 \end{gathered}$ | $\begin{gathered} \text { ORx } \\ 1 \end{gathered}$ | $\begin{gathered} \mathrm{DRx} \\ 1 \end{gathered}$ |  |  |
|  | Open drain output (5mA) <br> Open drain output ( 20 mA ) |  |  | $\begin{aligned} & \text { PB0, PB1, PB3, } \\ & \text { PB5-PB7 } \\ & \text { PA1-PA3 } \end{aligned}$ |  |
|  | $\begin{gathered} \text { DDRx } \\ 1 \end{gathered}$ | $\begin{gathered} \text { ORx } \\ 0 \end{gathered}$ | $\begin{gathered} \text { DRx } \\ 0 / 1 \end{gathered}$ |  |  |
|  | Push-pull output (5mA)Push-pull output ( 20 mA$)$ |  |  | PB0, PB1, PB3, PB5-PB7PA1-PA3 |  |
|  | DDRx <br> 1 | ORx 1 | $\begin{gathered} \text { DRx } \\ 0 / 1 \end{gathered}$ |  |  |

Note 1. Provided the correct configuration has been selected (see Table 8).

## I/O PORTS (Cont'd)

### 8.5 REGISTER DESCRIPTION

## DATA REGISTER (DR)

Port x Data Register
DRx with $x=A$ or $B$.
Address DRA: OCOh - Read/Write
Address DRB: 0C1h - Read/Write
Reset Value: 00000000 (00h)

$$
\begin{array}{ll}
7 & 0
\end{array}
$$

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bit 7:0 = D[7:0] Data register bits.
Reading the DR register returns either the DR register latch content (pin configured as output) or the digital value applied to the I/O pin (pin configured as input).
Caution: In input mode, modifying this register will modify the I/O port configuration (see Table 8).
Do not use the Single bit instructions on I/O port data registers. See (Section 8.2.5).

## DATA DIRECTION REGISTER (DDR)

Port x Data Direction Register
DDRx with $x=A$ or $B$.
Address DDRA: 0C4h - Read/Write
Address DDRB: 0C5h - Read/Write
Reset Value: 00000000 (00h)
7
0

Bit 7:0 = DD[7:0] Data direction register bits.
The DDR register gives the input/output direction configuration of the pins. Each bit is set and cleared by software.
0 : Input mode
1: Output mode

## OPTION REGISTER (OR)

Port x Option Register
ORx with $x=A$ or $B$.
Address ORA: OCCh - Read/Write Address ORB: OCDh - Read/Write
Reset Value: 00000000 (00h)

$$
7 \quad 0
$$

| 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Bit 7:0 = O[7:0] Option register bits.
The OR register allows to distinguish in output mode if the push-pull or open drain configuration is selected.
Output mode:
0: Open drain output(with P-Buffer deactivated)
1: Push-pull Output
Input mode: See Table 8.
Each bit is set and cleared by software.
Caution: Modifying this register, will also modify the I/O port configuration in input mode. (see Table 8).

| DD7 | DD6 | DD5 | DD4 | DD3 | DD2 | DD1 | DD0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 10. I/O Port Register Map and Reset Values

| Address <br> (Hex.) | Register Label | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| of all I/O | Value rt registers | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0COh | DRA | MSB |  |  |  |  |  |  | LSB |
| 0C1h | DRB |  |  |  |  |  |  |  |  |
| 0C4h | DDRA | MSB |  |  |  |  |  |  | LSB |
| 0C5h | DDRB |  |  |  |  |  |  |  |  |
| 0CCh | ORA | MSB |  |  |  |  |  |  | LSB |
| 0CDh | ORB |  |  |  |  |  |  |  |  |

## 9 ON-CHIP PERIPHERALS

### 9.1 WATCHDOG TIMER (WDG)

### 9.1.1 Introduction

The Watchdog timer is used to detect the occurrence of a software fault, usually generated by external interference or by unforeseen logical conditions, which causes the application program to abandon its normal sequence. The Watchdog circuit generates an MCU reset on expiry of a programmed time period, unless the program refreshes the counter's contents before the SR bit becomes cleared.

### 9.1.2 Main Features

- Programmable timer ( 64 steps of 3072 clock cycles)
- Software reset
- Reset (if watchdog activated) when the SR bit reaches zero
- Hardware or software watchdog activation selectable by option bit (Refer to the option bytes section)

Figure 25. Watchdog Block Diagram


## WATCHDOG TIMER (Cont'd)

### 9.1.3 Functional Description

The watchdog activation is selected through an option in the option bytes:

- HARDWARE Watchdog option

After reset, the watchdog is permanently active, the $C$ bit in the WDGR is forced high and the user can not change it. However, this bit can be read equally as 0 or 1 .

## - SOFTWARE Watchdog option

After reset, the watchdog is deactivated. The function is activated by setting C bit in the WDGR register. Once activated, it cannot be deactivated. The counter value stored in the WDGR register (bits SR:T0), is decremented every 3072 clock cycles. The length of the timeout period can be programmed by the user in 64 steps of 3072 clock cycles.
If the watchdog is activated (by setting the C bit) and when the SR bit is cleared, the watchdog initiates a reset cycle pulling the reset pin low for typically 500 ns .
The application program must write in the WDGR register at regular intervals during normal operation to prevent an MCU reset. The value to be stored in the WDGR register must be between FEh and 02h (see Table 11). To run the watchdog function the following conditions must be true:

- The C bit is set (watchdog activated)
- The SR bit is set to prevent generating an immediate reset
- The T[5:0] bits contain the number of decrements which represent the time delay before the watchdog produces a reset.

Table 11. Watchdog Timing ( $\mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}$ )

|  | WDGR Register <br> initial value | WDG timeout period <br> $(\mathrm{ms})$ |
| :---: | :---: | :---: |
| Max. | FEh | 24.576 |
| Min. | 02 h | 0.384 |

### 9.1.3.1 Software Reset

The SR bit can be used to generate a software reset by clearing the SR bit while the $C$ bit is set.

### 9.1.4 Recommendations

1. The Watchdog plays an important supporting role in the high noise immunity of ST62xx devices, and should be used wherever possible. Watchdog related options should be selected on the basis of a trade-off between application security and STOP
mode availability (refer to the description of the WDACT and EXTCNTL bits on the Option Bytes).
When STOP mode is not required, hardware activation without EXTERNAL STOP MODE CONTROL should be preferred, as it provides maximum security, especially during power-on.
When STOP mode is required, hardware activation and EXTERNAL STOP MODE CONTROL should be chosen. NMI should be high by default, to allow STOP mode to be entered when the MCU is idle.
The NMI pin can be connected to an I/O line (see Figure 26) to allow its state to be controlled by software. The I/O line can then be used to keep NMI low while Watchdog protection is required, or to avoid noise or key bounce. When no more processing is required, the I/O line is released and the device placed in STOP mode for lowest power consumption.

Figure 26. A typical circuit making use of the EXERNAL STOP MODE CONTROL feature

2. When software activation is selected (WDACT bit in Option byte) and the Watchdog is not activated, the downcounter may be used as a simple 7bit timer (remember that the bits are in reverse order).
The software activation option should be chosen only when the Watchdog counter is to be used as a timer. To ensure the Watchdog has not been unexpectedly activated, the following instructions should be executed:

```
jrr 0, WDGR, #+3 ; If C=0,jump to next
ldi WDGR, OFDH ; SR=0 -> reset
```

next :

## WATCHDOG TIMER (Cont'd)

These instructions test the C bit and reset the MCU (i.e. disable the Watchdog) if the bit is set (i.e. if the Watchdog is active), thus disabling the Watchdog.
For more information on the use of the watchdog, please read application note AN1015.

Note: This note applies only when the watchdog is used as a standard timer. It is recommended to read the counter twice, as it may sometimes return an invalid value if the read is performed while the counter is decremented (counter bits in transient state). To validate the return value, both values read must be equal. The counter decrements every $384 \mu \mathrm{~s}$ at 8 MHz fosc.

### 9.1.5 Low Power Modes

| Mode | Description |
| :--- | :--- |
| WAIT | No effect on Watchdog. |
| STOP | Behaviour depends on the EXTCNTL option in the Option bytes: <br> 1. Watchdog disabled: <br> The MCU will enter Stop mode if a STOP instruction is executed. <br> 2. Watchdog enabled and EXTCNTL option disabled: <br> If a STOP instruction is encountered, it is interpreted as a WAIT. <br> 3. Watchdog and EXTCNTL option enabled: <br> If a STOP instruction is encountered when the NMI pin is low, it is interpreted as a WAIT. If, however, the <br> STOP instruction is encountered when the NMI pin is high, the Watchdog counter is frozen and the CPU en- <br> ters STOP mode. <br> When the MCU exits STOP mode (i.e. when an interrupt is generated), the Watchdog resumes its activity. |

### 9.1.6 Interrupts

None.

## WATCHDOG TIMER (Cont'd)

### 9.1.7 Register Description <br> WATCHDOG REGISTER (WDGR)

Address: 0D8h - Read/Write
Reset Value: 11111110 (FEh)

|  |  |  |  |  | 0 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| T0 | T1 | T2 | T3 | T4 | T5 | SR | C |

Bits 7:2 = T[5:0] Downcounter bits
Caution: These bits are reversed and shifted with respect to the physical counter: bit-7 (TO) is the LSB of the Watchdog downcounter and bit-2 (T5) is the MSB.
Bit 1 = SR: Software Reset bit
Software can generate a reset by clearing this bit while the C bit is set. When $\mathrm{C}=0$ (Watchdog deactivated) the SR bit is the MSB of the 7-bit timer. 0 : Generate (write)
1: No software reset generated, MSB of 7-bit timer

Bit $0=\mathbf{C}$ Watchdog Control bit.
If the hardware option is selected (WDACT bit in Option byte), this bit is forced high and cannot be changed by the user (the Watchdog is always active). When the software option is selected (WDACT bit in Option byte), the Watchdog function is activated by setting the C bit, and cannot then be deactivated (except by resetting the MCU).
When C is kept cleared the counter can be used as a 7 -bit timer.
0 : Watchdog deactivated
1: Watchdog activated

### 9.2 8-BIT TIMER

### 9.2.1 Introduction

The 8-Bit Timer on-chip peripheral is a free running downcounter based on an 8-bit downcounter with a 7 -bit programmable prescaler, giving a maximum count of $2^{15}$.

### 9.2.2 Main Features

- Time-out downcounting mode with up to 15 -bit accuracy
- Interrupt capability on counter underflow

The timer can be used in WAIT mode to wake up the MCU.

Figure 27. Timer Block Diagram


## 8-BIT TIMER (Cont'd)

### 9.2.3 Counter/Prescaler Description

## Prescaler

The prescaler input is the internal frequency $\mathrm{f}_{\mathrm{INT}}$ divided by 12. The prescaler decrements on the rising edge, depending on the division factor programmed by the PS[2:0] bits in the TSCR register.
The state of the 7-bit prescaler can be read in the PSCR register.
When the prescaler reaches 0 , it is automatically reloaded with 7Fh.

## Counter

The free running 8-bit downcounter is fed by the output of the programmable prescaler, and is decremented on every rising edge of the $\mathrm{f}_{\text {COUNTER }}$ clock signal coming from the prescaler.
It is possible to read or write the contents of the counter on the fly, by reading or writing the timer counter register (TCR).
When the downcounter reaches 0 , it is automatically reloaded with the value 0FFh.

## Counter Clock and Prescaler

The counter clock frequency is given by:

$$
\mathrm{f}_{\mathrm{COUNTER}}=\mathrm{f}_{\text {PRESCALER }} / 2^{\text {PS[2:0] }}
$$

where $f_{\text {PRESCALER }}$ is:

$$
-\mathrm{f}_{\mathrm{INT}} / 12
$$

The timer input clock feeds the 7-bit programmable prescaler. The prescaler output can be programmed by selecting one of the 8 available prescaler taps using the PS[2:0] bits in the Status/Control Register (TSCR). Thus the division factor of the prescaler can be set to $2^{n}$ (where $n$ equals 0 , to 7). See Figure 27.

The clock input is enabled by the PSI (Prescaler Initialize) bit in the TSCR register. When PSI is reset, the counter is frozen and the prescaler is loaded with the value 7Fh. When PSI is set, the prescaler and the counter run at the rate of the selected clock source.

## Counter and Prescaler Initialization

After RESET, the counter and the prescaler are initialized to 0FFh and 7Fh respectively.
The 7-bit prescaler can be initialized to 7Fh by clearing the PSI bit. Direct write access to the
prescaler is also possible when $\mathrm{PSI}=1$. Then, any value between 0 and 7 Fh can be loaded into it.
The 8 -bit counter can be initialized separately by writing to the TCR register.

### 9.2.3.1 8-bit Counting and Interrupt Capability on Counter Underflow

Whatever the division factor defined for the prescaler, the Timer Counter works as an 8-bit downcounter. The input clock frequency is user selectable using the PS[2:0] bits.
When the downcounter decrements to zero, the TMZ (Timer Zero) bit in the TSCR is set. If the ETI (Enable Timer Interrupt) bit in the TSCR is also set, an interrupt request is generated.
The Timer interrupt can be used to exit the MCU from WAIT or STOP mode.
The TCR can be written at any time by software to define a time period ending with an underflow event, and therefore manage delay or timer functions.
TMZ is set when the downcounter reaches zero; however, it may also be set by writing 00h in the TCR register or by setting bit 7 of the TSCR register.
The TMZ bit must be cleared by user software when servicing the timer interrupt to avoid undesired interrupts when leaving the interrupt service routine.
Note: A write to the TCR register will predominate over the 8 -bit counter decrement to 00h function, i.e. if a write and a TCR register decrement to 00h occur simultaneously, the write will take precedence, and the TMZ bit is not set until the 8-bit counter underflows again.

### 9.2.4 Low Power Modes

| Mode | Description |
| :--- | :--- |
| WAIT | No effect on timer. <br> Timer interrupt events cause the device to <br> exit from WAIT mode. |
| STOP | Timer registers are frozen. |

### 9.2.5 Interrupts

| Interrupt Event | Event <br> Flag | Enable <br> Bit | Exit <br> from <br> Wait | Exit <br> from <br> Stop |
| :--- | :---: | :---: | :---: | :---: |
| Timer Zero <br> Event | TMZ | ETI | Yes | No |

## 8-BIT TIMER (Cont'd)

### 9.2.6 Register Description

PRESCALER COUNTER REGISTER (PSCR)
Address: OD2h - Read/Write
Reset Value: 01111111 (7Fh)

| $\begin{gathered} \text { PSCR } \\ 7 \end{gathered}$ | $\begin{gathered} \text { PSCR } \\ 6 \end{gathered}$ | $\begin{gathered} \text { PSCR } \\ 5 \end{gathered}$ | $\begin{gathered} \text { PSCR } \\ 4 \end{gathered}$ | $\begin{gathered} \text { PSCR } \\ 3 \end{gathered}$ | $\begin{gathered} \text { PSCR } \\ 2 \end{gathered}$ | $\begin{gathered} \text { PSCR } \\ 1 \end{gathered}$ | $\begin{gathered} \text { PSCR } \\ 0 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Bit 7 = PSCR7: Not used, always read as "0".
Bits 6:0 = PSCR[6:0] Prescaler LSB.

## TIMER COUNTER REGISTER (TCR)

Address: 0D3h-Read / Write
Reset Value: 11111111 (FFh)
7
0

| TCR7 | TCR6 | TCR5 | TCR4 | TCR3 | TCR2 | TCR1 | TCR0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bits 7:0 = TCR[7:0] Timer counter bits.

TIMER STATUS CONTROL REGISTER (TSCR)
Address: 0D4h - Read/Write
Reset Value: 00000000 (00h)

$$
\begin{array}{ll}
7 & 0
\end{array}
$$

| TMZ | ETI | TSCR5 | TSCR4 | PSI | PS2 | PS1 | PS0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bit 7 = TMZ Timer Zero bit.
A low-to-high transition indicates that the timer count register has underflowed. It means that the TCR value has changed from 00h to FFh.
This bit must be cleared by user software.
0 : Counter has not underflowed
1: Counter underflow occurred

Bit 6 = ETI Enable Timer Interrupt.
When set, enables the timer interrupt request. If $\mathrm{ETI}=0$ the timer interrupt is disabled. If $\mathrm{ETI}=1$ and TMZ=1 an interrupt request is generated.
0 : Interrupt disabled (reset state)
1: Interrupt enabled

Bit $5=$ TSCR5 Reserved, must be set.

Bit 4 = TSCR4 Reserved, must be cleared.
Bit 3 = PSI: Prescaler Initialize bit.
Used to initialize the prescaler and inhibit its counting. When $\mathrm{PSI}=$ " 0 " the prescaler is set to 7 Fh and the counter is inhibited. When $\mathrm{PSI}=1$ " the prescaler is enabled to count downwards. As long as PSE="1" both counter and prescaler are not running
0 : Counting disabled
1: Counting enabled

Bits 1:0 = PS[2:0] Prescaler Mux. Select.
These bits select the division ratio of the prescaler register.

Table 12. Prescaler Division Factors

| PS2 | PS1 | PS0 | Divided by |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 2 |
| 0 | 1 | 0 | 4 |
| 0 | 1 | 1 | 8 |
| 1 | 0 | 0 | 16 |
| 1 | 0 | 1 | 32 |
| 1 | 1 | 0 | 64 |
| 1 | 1 | 1 | 128 |

Table 13. 8-Bit Timer Register Map and Reset Values

| Address (Hex.) | Register Label | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0D2h | PSCR <br> Reset Value | $\begin{gathered} \hline \text { PSCR7 } \\ 0 \end{gathered}$ | $\begin{gathered} \hline \text { PSCR6 } \\ 1 \end{gathered}$ | $\begin{gathered} \text { PSCR5 } \\ 1 \end{gathered}$ | $\begin{gathered} \hline \text { PSCR4 } \\ 1 \end{gathered}$ | $\begin{gathered} \text { PSCR3 } \\ 1 \end{gathered}$ | $\begin{gathered} \text { PSCR2 } \\ 1 \end{gathered}$ | $\begin{gathered} \hline \text { PSCR1 } \\ 1 \end{gathered}$ | $\begin{gathered} \hline \text { PSCRO } \\ 1 \end{gathered}$ |
| 0D3h | TCR <br> Reset Value | $\begin{gathered} \text { TCR7 } \\ 1 \end{gathered}$ | $\begin{gathered} \text { TCR6 } \\ 1 \end{gathered}$ | $\begin{gathered} \text { TCR5 } \\ 1 \end{gathered}$ | $\begin{gathered} \text { TCR4 } \\ 1 \end{gathered}$ | $\begin{gathered} \text { TCR3 } \\ 1 \end{gathered}$ | $\begin{gathered} \text { TCR2 } \\ 1 \end{gathered}$ | $\begin{gathered} \text { TCR1 } \\ 1 \end{gathered}$ | $\begin{gathered} \text { TCRO } \\ 1 \end{gathered}$ |
| 0D4h | TSCR <br> Reset Value | $\begin{gathered} \hline \text { TMZ } \\ 0 \end{gathered}$ | $\begin{gathered} \mathrm{ETI} \\ 0 \end{gathered}$ | $\begin{gathered} \text { TSCR5 } \\ 0 \end{gathered}$ | $\begin{gathered} \text { TSCR4 } \\ 0 \end{gathered}$ | $\begin{gathered} \hline \text { PSI } \\ 0 \end{gathered}$ | $\begin{gathered} \hline \text { PS2 } \\ 0 \end{gathered}$ | $\begin{gathered} \hline \text { PS1 } \\ 0 \end{gathered}$ | $\begin{gathered} \hline \text { PSO } \\ 0 \end{gathered}$ |

### 9.3 A/D CONVERTER (ADC)

### 9.3.1 Introduction

The on-chip Analog to Digital Converter (ADC) peripheral is a 8 -bit, successive approximation converter. This peripheral has multiplexed analog input channels (refer to device pin out description) that allow the peripheral to convert the analog voltage levels from different sources.
The result of the conversion is stored in a 8-bit Data Register. The A/D converter is controlled through a Control Register.

### 9.3.2 Main Features

- 8-bit conversion
- Multiplexed analog input channels
- Linear successive approximation
- Data register (DR) which contains the results
- End of Conversion flag
- On/Off bit (to reduce consumption)
- Typical conversion time $70 \mu \mathrm{~s}$ (with an 8 MHz crystal)
The block diagram is shown in Figure 28.

Figure 28. ADC Block Diagram


Note: ADC not present on some devices. See device summary on page 1.

## A/D CONVERTER (Cont'd)

### 9.3.3 Functional Description

### 9.3.3.1 Analog Power Supply

The high and low level reference voltage pins are internally connected to the $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ pins.
Conversion accuracy may therefore be impacted by voltage drops and noise in the event of heavily loaded or badly decoupled power supply lines.

### 9.3.3.2 Digital A/D Conversion Result

The conversion is monotonic, meaning that the result never decreases if the analog input does not and never increases if the analog input does not.
If the input voltage ( $\mathrm{V}_{\text {AIN }}$ ) is greater than or equal to $\mathrm{V}_{\text {DDA }}$ (high-level voltage reference) then the conversion result in the DR register is FFh (full scale) without overflow indication.
If input voltage ( $\mathrm{V}_{\text {AIN }}$ ) is lower than or equal to $\mathrm{V}_{\text {SSA }}$ (low-level voltage reference) then the conversion result in the DR register is 00 h .
The A/D converter is linear and the digital result of the conversion is stored in the ADR register. The accuracy of the conversion is described in the parametric section.
$\mathrm{R}_{\text {AIN }}$ is the maximum recommended impedance for an analog input signal. If the impedance is too high, this will result in a loss of accuracy due to leakage and sampling not being completed in the allocated time. Refer to the electrical characteristics chapter for more details.
With an oscillator clock frequency less than 1.2 MHz , conversion accuracy is decreased.

### 9.3.3.3 Analog Input Selection

Selection of the input pin is done by configuring the related I/O line as an analog input via the Data Direction, Option and Data registers (refer to I/O ports description for additional information).
Caution: Only one I/O line must be configured as an analog input at any time. The user must avoid any situation in which more than one I/O pin is selected as an analog input simultaneously, because they will be shorted internally.

### 9.3.3.4 Software Procedure

Refer to the Control register (ADCR) and Data register (ADR) in Section 9.3.7 for the bit definitions.

## Analog Input Configuration

The analog input must be configured through the Port Control registers (DDRx, ORx and DRx). Refer to the I/O port chapter.

## ADC Configuration

In the ADCR register:

- Reset the PDS bit to power on the ADC. This bit must be set at least one instruction before the beginning of the conversion to allow stabilisation of the A/D converter.
- Set the EAI bit to enable the ADC interrupt if needed.


## ADC Conversion

In the ADCR register:

- Set the STA bit to start a conversion. This automatically clears (resets to " 0 ") the End Of Conversion Bit (EOC).
When a conversion is complete
- The EOC bit is set by hardware to flag that conversion is complete and that the data in the ADC data conversion register is valid.
- An interrupt is generated if the EAI bit was set

Setting the STA bit will start a new count and will clear the EOC bit (thus clearing the interrupt condition)

## Note:

Setting the STA bit must be done by a different instruction from the instruction that powers-on the ADC (setting the PDS bit) in order to make sure the voltage to be converted is present on the pin.
Each conversion has to be separately initiated by writing to the STA bit.
The STA bit is continuously scanned so that, if the user sets it to " 1 " while a previous conversion is in progress, a new conversion is started before completing the previous one. The start bit (STA) is a write only bit, any attempt to read it will show a logical "0".

## A/D CONVERTER (Cont'd)

### 9.3.4 Recommendations

The following six notes provide additional information on using the $A / D$ converter.
1.The A/D converter does not feature a sample and hold circuit. The analog voltage to be measured should therefore be stable during the entire conversion cycle. Voltage variation should not exceed $\pm 1 / 2$ LSB for optimum conversion accuracy. A low pass filter may be used at the analog input pins to reduce input voltage variation during conversion.
2. When selected as an analog channel, the input pin is internally connected to a capacitor $\mathrm{C}_{\mathrm{ad}}$ of typically 9 pF . For maximum accuracy, this capacitor must be fully charged at the beginning of conversion. In the worst case, conversion starts one instruction ( $6.5 \mu \mathrm{~s}$ ) after the channel has been selected. The impedance of the analog voltage source (ASI) in worst case conditions, is calculated using the following formula:

$$
6.5 \mu \mathrm{~s}=9 \times \mathrm{C}_{\mathrm{ad}} \times \mathrm{AS}
$$

(capacitor charged to over $99.9 \%$ ), i.e. $30 \mathrm{k} \Omega$ including a $50 \%$ guardband.
The ASI can be higher if $\mathrm{C}_{\mathrm{ad}}$ has been charged for a longer period by adding instructions before the start of conversion (adding more than 26 CPU cycles is pointless).
3. Since the ADC is on the same chip as the microprocessor, the user should not switch heavily loaded output signals during conversion, if high precision is required. Such switching will affect the supply voltages used as analog references.
4. Conversion accuracy depends on the quality of the power supplies ( $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ ). The user must take special care to ensure a well regulated reference voltage is present on the $V_{D D}$ and $V_{S S}$ pins (power supply voltage variations must be less than $0.1 \mathrm{~V} / \mathrm{ms}$ ). This implies, in particular, that a suitable decoupling capacitor is used at the $\mathrm{V}_{\mathrm{DD}}$ pin.
The converter resolution is given by:

$$
\frac{\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}}{256}
$$

The Input voltage (Ain) which is to be converted must be constant for $1 \mu$ s before conversion and remain constant during conversion.
5. Conversion resolution can be improved if the power supply voltage ( $\mathrm{V}_{\mathrm{DD}}$ ) to the microcontroller is lowered.
6. In order to optimize the conversion resolution, the user can configure the microcontroller in WAIT mode, because this mode minimises noise distur-
bances and power supply variations due to output switching. Nevertheless, the WAIT instruction should be executed as soon as possible after the beginning of the conversion, because execution of the WAIT instruction may cause a small variation of the $\mathrm{V}_{\mathrm{DD}}$ voltage. The negative effect of this variation is minimized at the beginning of the conversion when the converter is less sensitive, rather than at the end of conversion, when the least significant bits are determined.
The best configuration, from an accuracy standpoint, is WAIT mode with the Timer stopped. In this case only the ADC peripheral and the oscillator are then still working. The MCU must be woken up from WAIT mode by the ADC interrupt at the end of the conversion. The microcontroller can also be woken up by the Timer interrupt, but this means the Timer must be running and the resulting noise could affect conversion accuracy.

Caution: When an I/O pin is used as analog input, A/D conversion accuracy will be impaired if negative current injections ( $\mathrm{V}_{\mathrm{INJ}}<\mathrm{V}_{\mathrm{SS}}$ ) occur from adjacent I/O pins with analog input capability. Refer to Figure 29. To avoid this:

- Use another I/O port located further away from the analog pin, preferably not multiplexed on the A/D converter
- Increase the input resistance $\mathrm{R}_{\mathrm{IN} J}$ (to reduce the current injections) and reduce $\mathrm{R}_{\text {ADC }}$ (to preserve conversion accuracy).
Figure 29. Leakage from Digital Inputs



## A/D CONVERTER (Cont'd)

### 9.3.5 Low Power Modes

| Mode | Description |
| :--- | :--- |
| WAIT | No effect on A/D Converter. ADC interrupts <br> cause the device to exit from Wait mode. |
| STOP | A/D Converter disabled. |

Note: The A/D converter may be disabled by clearing the PDS bit. This feature allows reduced power consumption when no conversion is needed.

### 9.3.6 Interrupts

| Interrupt Event | Event <br> Flag | Enable <br> Bit | Exit <br> from <br> Wait | Exit <br> from <br> Stop |
| :--- | :---: | :---: | :---: | :---: |
| End of Conver- <br> sion | EOC | EAI | Yes | No |

Note: The EOC bit is cleared only when a new conversion is started (it cannot be cleared by writing 0 ). To avoid generating further EOC interrupt, the EAI bit has to be cleared within the ADC interrupt subroutine.

### 9.3.7 Register Description

## A/D CONVERTER CONTROL REGISTER (ADCR)

Address: 0D1h - Read/Write (Bit 6 Read Only, Bit 5 Write Only)
Reset value: 01000000 (40h)

| EAI | EOC | STA | PDS | $\begin{gathered} \text { ADCR } \\ 3 \end{gathered}$ | $\begin{aligned} & \text { OSC } \\ & \text { OFF } \end{aligned}$ | $\begin{gathered} \text { ADCR } \\ 1 \end{gathered}$ | $\begin{gathered} \text { ADCR } \\ 0 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Bit $7=$ EAI Enable A/D Interrupt.
0 : ADC interrupt disabled
1: ADC interrupt enabled
cally cleared when the STA bit is set. Data in the data conversion register are valid only when this bit is set to " 1 ".
0 : Conversion is not complete
1: Conversion can be read from the ADR register

## Bit 5 = STA: Start of Conversion. Write Only. 0: No effect <br> 1: Start conversion

Note: Setting this bit automatically clears the EOC bit. If the bit is set again when a conversion is in progress, the present conversion is stopped and a new one will take place. This bit is write only, any attempt to read it will show a logical zero.

Bit 4 = PDS Power Down Selection.
0 : A/D converter is switched off
1: A/D converter is switched on

Bit 3 = ADCR3 Reserved, must be cleared.

## Bit 2 = OSCOFF Main Oscillator off.

0: Main Oscillator enabled
1: Main Oscillator disabled
Note: This bit does not apply to the ADC peripheral but to the main clock system. Refer to the Clock System section.

Bits 1:0 = ADCR[1:0] Reserved, must be cleared.

## A/D CONVERTER DATA REGISTER (ADR)

Address: ODOh - Read only
Reset value: xxxx xxxx (xxh)
7

| ADR7 | ADR6 | ADR5 | ADR4 | ADR3 | ADR2 | ADR1 | ADR0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Bits 7:0 = ADR[7:0]: 8 Bit A/D Conversion Result.

Table 14. ADC Register Map and Reset Values

| Address <br> (Hex.) | Register <br> Label | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OD0h | ADR <br> Reset Value | ADR7 <br> 0 | ADR6 <br> 0 | ADR5 <br> 0 | ADR4 <br> 0 | ADR3 <br> 0 | ADR2 <br> 0 | ADR1 <br> 0 | ADR0 <br> 0 |
| 0D1h | ADCR <br> Reset Value | EAI <br> 0 | EOC <br> 1 | STA <br> 0 | PDS <br> 0 | ADCR3 <br> 0 | OSCOFF <br> 0 | ADCR1 <br> 0 | ADCR0 <br> 0 |

## 10 INSTRUCTION SET

### 10.1 ST6 ARCHITECTURE

The ST6 architecture has been designed for maximum efficiency while keeping byte usage to a minimum; in short, to provide byte-efficient programming. The ST6 core has the ability to set or clear any register or RAM location bit in Data space using a single instruction. Furthermore, programs can branch to a selected address depending on the status of any bit in Data space.

### 10.2 ADDRESSING MODES

The ST6 has nine addressing modes, which are described in the following paragraphs. Three different address spaces are available: Program space, Data space, and Stack space. Program space contains the instructions which are to be executed, plus the data for immediate mode instructions. Data space contains the Accumulator, the X , Y, V and W registers, peripheral and Input/Output registers, the RAM locations and Data ROM locations (for storage of tables and constants). Stack space contains six 12-bit RAM cells used to stack the return addresses for subroutines and interrupts.

Immediate. In immediate addressing mode, the operand of the instruction follows the opcode location. As the operand is a ROM byte, the immediate addressing mode is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

Direct. In direct addressing mode, the address of the byte which is processed by the instruction is stored in the location which follows the opcode. Direct addressing allows the user to directly address the 256 bytes in Data Space memory with a single two-byte instruction.

Short Direct. The core can address the four RAM registers X, Y, V, W (locations 80h, 81h, 82h, 83h) in short-direct addressing mode. In this case, the instruction is only one byte and the selection of the location to be processed is contained in the opcode. Short direct addressing is a subset of direct addressing mode. (Note that 80 h and 81 h are also indirect registers).

Extended. In extended addressing mode, the 12bit address needed to define the instruction is obtained by concatenating the four least significant bits of the opcode with the byte following the opcode. The instructions (JP, CALL) which use ex-
tended addressing mode are able to branch to any address in the 4 Kbyte Program space.

Extended addressing mode instructions are two bytes long.

Program Counter Relative. Relative addressing mode is only used in conditional branch instructions. The instruction is used to perform a test and, if the condition is true, a branch with a span of -15 to +16 locations next to the address of the relative instruction. If the condition is not true, the instruction which follows the relative instruction is executed. Relative addressing mode instructions are one byte long. The opcode is obtained by adding the three most significant bits which characterize the test condition, one bit which determines whether it is a forward branch (when it is 0) or backward branch (when it is 1 ) and the four least significant bits which give the span of the branch (Oh to Fh ) which must be added or subtracted from the address of the relative instruction to obtain the branch destination address.

Bit Direct. In bit direct addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode points to the address of the byte in which the specified bit must be set or cleared. Thus, any bit in the 256 locations of Data space memory can be set or cleared.

Bit Test \& Branch. Bit test and branch addressing mode is a combination of direct addressing and relative addressing. Bit test and branch instructions are three bytes long. The bit identification and the test condition are included in the opcode byte. The address of the byte to be tested is given in the next byte. The third byte is the jump displacement, which is in the range of -127 to +128 . This displacement can be determined using a label, which is converted by the assembler.
Indirect. In indirect addressing mode, the byte processed by the register-indirect instruction is at the address pointed to by the content of one of the indirect registers, X or Y (80h, 81h). The indirect register is selected by bit 4 of the opcode. Register indirect instructions are one byte long.
Inherent. In inherent addressing mode, all the information necessary for executing the instruction is contained in the opcode. These instructions are one byte long.

### 10.3 INSTRUCTION SET

The ST6 offers a set of 40 basic instructions which, when combined with nine addressing modes, yield 244 usable opcodes. They can be divided into six different types: load/store, arithmetic/logic, conditional branch, control instructions, jump/call, and bit manipulation. The following paragraphs describe the different types.

All the instructions belonging to a given type are presented in individual tables.

Load \& Store. These instructions use one, two or three bytes depending on the addressing mode. For LOAD, one operand is the Accumulator and the other operand is obtained from data memory using one of the addressing modes.

For Load Immediate, one operand can be any of the 256 data space bytes while the other is always immediate data.

Table 15. Load \& Store Instructions

| Instruction | Addressing Mode | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| LD A, X | Short Direct | 1 | 4 | $\Delta$ | * |
| LD A, Y | Short Direct | 1 | 4 | $\Delta$ | * |
| LD A, V | Short Direct | 1 | 4 | $\Delta$ | * |
| LD A, W | Short Direct | 1 | 4 | $\Delta$ | * |
| LD X, A | Short Direct | 1 | 4 | $\Delta$ | * |
| LD Y, A | Short Direct | 1 | 4 | $\Delta$ | * |
| LD V, A | Short Direct | 1 | 4 | $\Delta$ | * |
| LD W, A | Short Direct | 1 | 4 | $\Delta$ | * |
| LD A, rr | Direct | 2 | 4 | $\Delta$ | * |
| LD rr, A | Direct | 2 | 4 | $\Delta$ | * |
| LD A, (X) | Indirect | 1 | 4 | $\Delta$ | * |
| LD A, (Y) | Indirect | 1 | 4 | $\Delta$ | * |
| LD (X), A | Indirect | 1 | 4 | $\Delta$ | * |
| LD (Y), A | Indirect | 1 | 4 | $\Delta$ | * |
| LDI A, \#N | Immediate | 2 | 4 | $\Delta$ | * |
| LDI rr, \#N | Immediate | 3 | 4 | * | * |

## Legend:

X, Y Index Registers,
V, W Short Direct Registers
\# Immediate data (stored in ROM memory)
rr Data space register
$\Delta \quad$ Affected

* Not Affected


## INSTRUCTION SET (Cont'd)

Arithmetic and Logic. These instructions are used to perform arithmetic calculations and logic operations. In AND, ADD, CP, SUB instructions one operand is always the accumulator while, depending on the addressing mode, the other can be
either a data space memory location or an immediate value. In CLR, DEC, INC instructions the operand can be any of the 256 data space addresses. In COM, RLC, SLA the operand is always the accumulator.

Table 16. Arithmetic \& Logic Instructions

| Instruction | Addressing Mode | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| ADD A, (X) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| ADD A, (Y) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| ADD A, rr | Direct | 2 | 4 | $\Delta$ | $\Delta$ |
| ADDI A, \#N | Immediate | 2 | 4 | $\Delta$ | $\Delta$ |
| AND A, (X) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| AND A, (Y) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| AND A, rr | Direct | 2 | 4 | $\Delta$ | $\Delta$ |
| ANDI A, \#N | Immediate | 2 | 4 | $\Delta$ | $\Delta$ |
| CLR A | Short Direct | 2 | 4 | $\Delta$ | $\Delta$ |
| CLR r | Direct | 3 | 4 | * | * |
| COM A | Inherent | 1 | 4 | $\Delta$ | $\Delta$ |
| CP A, (X) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| CP A, (Y) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| CP A, rr | Direct | 2 | 4 | $\Delta$ | $\Delta$ |
| CPI A, \#N | Immediate | 2 | 4 | $\Delta$ | $\Delta$ |
| DEC X | Short Direct | 1 | 4 | $\Delta$ | * |
| DEC Y | Short Direct | 1 | 4 | $\Delta$ | * |
| DEC V | Short Direct | 1 | 4 | $\Delta$ | * |
| DEC W | Short Direct | 1 | 4 | $\Delta$ | * |
| DEC A | Direct | 2 | 4 | $\Delta$ | * |
| DEC rr | Direct | 2 | 4 | $\Delta$ | * |
| DEC (X) | Indirect | 1 | 4 | $\Delta$ | * |
| DEC (Y) | Indirect | 1 | 4 | $\Delta$ | * |
| INC X | Short Direct | 1 | 4 | $\Delta$ | * |
| INC Y | Short Direct | 1 | 4 | $\Delta$ | * |
| INC V | Short Direct | 1 | 4 | $\Delta$ | * |
| INC W | Short Direct | 1 | 4 | $\Delta$ | * |
| INC A | Direct | 2 | 4 | $\Delta$ | * |
| INC rr | Direct | 2 | 4 | $\Delta$ | * |
| INC (X) | Indirect | 1 | 4 | $\Delta$ | * |
| INC (Y) | Indirect | 1 | 4 | $\Delta$ | * |
| RLC A | Inherent | 1 | 4 | $\Delta$ | $\Delta$ |
| SLA A | Inherent | 2 | 4 | $\Delta$ | $\Delta$ |
| SUB A, (X) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| SUB A, (Y) | Indirect | 1 | 4 | $\Delta$ | $\Delta$ |
| SUB A, rr | Direct | 2 | 4 | $\Delta$ | $\Delta$ |
| SUBI A, \#N | Immediate | 2 | 4 | $\Delta$ | $\Delta$ |

## Notes:

X,Y Index Registers
V, W Short Direct Registers
$\Delta$ Affected
\# Immediate data (stored in ROM memory)

* Not Affected
rr Data space register


## INSTRUCTION SET (Cont'd)

Conditional Branch. Branch instructions perform a branch in the program when the selected condition is met.

Bit Manipulation Instructions. These instructions can handle any bit in Data space memory. One group either sets or clears. The other group (see Conditional Branch) performs the bit test branch operations.

Control Instructions. Control instructions control microcontroller operations during program execution.

Jump and Call. These two instructions are used to perform long (12-bit) jumps or subroutine calls to any location in the whole program space.

Table 17. Conditional Branch Instructions

| Instruction | Branch If | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| JRC e | $\mathrm{C}=1$ | 1 | 2 | * | * |
| JRNC e | $C=0$ | 1 | 2 | * | * |
| JRZ e | $Z=1$ | 1 | 2 | * | * |
| JRNZ e | $Z=0$ | 1 | 2 | * | * |
| JRR b, rr, ee | Bit $=0$ | 3 | 5 | * | $\Delta$ |
| JRS b, rr, ee | Bit $=1$ | 3 | 5 | * | $\Delta$ |

## Notes:

b 3-bit address
e $\quad 5$ bit signed displacement in the range -15 to +16
ee 8 bit signed displacement in the range -126 to +129
rr Data space register
$\Delta \quad$ Affected. The tested bit is shifted into carry.

* Not Affected


## Table 18. Bit Manipulation Instructions

| Instruction | Addressing Mode | Bytes | Cycles | Flags |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| SET b,rr |  |  |  | $*$ | Z |
| RES b,rr | Bit Direct | 2 | 4 | $*$ | $*$ |

## Notes:

b 3-bit address
Not Affected
rr Data space register
Bit Manipulation Instructions should not be used on Port Data Registers and any registers with read only and/or write only bits (see I/O port chapter)

## Table 19. Control Instructions

| Instruction | Addressing Mode | Bytes | Cycles | Flags |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| NOP | Inherent | 1 |  | $*$ | $*$ |
| RET | Inherent | 1 | 2 | $\Delta$ | $\Delta$ |
| RETI (1) | Inherent | 1 | 2 | $*$ | $*$ |
| STOP | 1 | 2 | $*$ | $*$ |  |
| WAIT | Inherent | 1 | 2 |  | $*$ |

Notes:

1. This instruction is deactivated and a WAIT is automatically executed instead of a STOP if the watchdog function is selected.
$\Delta \quad$ Affected
*Not Affected

## Table 20. Jump \& Call Instructions

| Instruction | Addressing Mode | Bytes | Cycles | Flags |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| CALL abc | Extended | 2 | 4 | $*$ | $*$ |
| JP abc | Extended | 2 | 4 | $*$ | $*$ |

## Notes:

abc 12-bit address

* Not Affected

Opcode Map Summary. The following table contains an opcode map for the instructions used by the ST6

| LOW | $\begin{gathered} 0 \\ 0000 \end{gathered}$ | $\begin{gathered} 1 \\ 0001 \end{gathered}$ | $\stackrel{2}{0010}$ | $\begin{gathered} 3 \\ 0011 \end{gathered}$ |  | $\begin{gathered} 4 \\ 0100 \end{gathered}$ | $\begin{gathered} 5 \\ 0101 \end{gathered}$ | $\begin{gathered} 6 \\ 0110 \end{gathered}$ | $\begin{gathered} 7 \\ 0111 \end{gathered}$ | LOW $\begin{array}{ll} \\ & \\ & \mathrm{HI}\end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 0 \\ 0000 \end{gathered}$ | 2  <br>  $e^{\text {JRNZ }}$ <br> 1  <br> pcr  | $\begin{array}{\|cc\|} \hline 4 & \text { CALL } \\ & \text { abc } \\ 2 & \\ \hline \end{array}$ | $\begin{array}{\|lll\|} \hline 2 & \text { JRNC } \\ & \text { e } & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ | $\left.\begin{array}{\|ll} \hline 5 & \text { JRR } \\ 3 & \text { b0,rr,ee } \\ 3 & b t \end{array} \right\rvert\,$ |  | $\begin{array}{lr} \hline 2 & \text { JRZ } \\ & \mathrm{e} \\ \mathbf{N O P} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | \# | $\begin{array}{\|lll\|} \hline 2 & & \text { JRC } \\ & \mathrm{e} & \\ 1 & & \mathrm{prc} \\ \hline \end{array}$ | $\begin{array}{\|ccc} \hline 4 & & \text { LD } \\ & \mathrm{a},(\mathrm{x}) & \\ 1 & & \text { ind } \end{array}$ | $\begin{gathered} 0 \\ 0000 \end{gathered}$ |
| $\begin{gathered} 1 \\ 0001 \end{gathered}$ | 2 JRNZ  <br> 1 $e$  <br> 1  pcr | $\left.\begin{array}{\|ccc} \hline 4 & \text { CALL } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array} \right\rvert\,$ | 2 JRNC  <br>  $e^{2}$  <br> 1  $p c r$ | $\left. \right\rvert\,$ |  | 2  JRZ <br> 1   <br>   pcr | 4  INC <br>  $x$  <br> 1  sd | 2  JRC <br> 1   <br> 1  prc | $\left\|\begin{array}{lr} 4 & \text { LDI } \\ & \mathrm{a}, \mathrm{nn} \\ 2 & \text { imm } \end{array}\right\|$ | $\begin{gathered} 1 \\ 0001 \end{gathered}$ |
| $\stackrel{2}{0010}$ | 2 JRNZ <br> 1 $e^{\text {JRN }}$ <br>   | $\begin{array}{\|lll} \hline 4 & \text { CALL } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | $\left.\begin{array}{\|lll} \hline 2 & \text { JRNC } \\ & e^{2} & \\ 1 & & \mathrm{pcr} \end{array} \right\rvert\,$ | $\left.\begin{array}{\|cc\|} \hline 5 & \mathrm{JRR} \\ 3 & \mathrm{~b} 4, \mathrm{rr}, \mathrm{ee} \\ 3 & \mathrm{bt} \end{array} \right\rvert\,$ |  | $\begin{array}{lll} \hline 2 & & \text { JRZ } \\ & \text { e } & \\ 1 & & \mathrm{pcr} \end{array}$ | \# | $\begin{array}{\|lll} \hline 2 & & \text { JRC } \\ & \mathrm{e} & \\ 1 & & \text { prc } \end{array}$ | $\left\|\begin{array}{lll} \hline 4 & & C P \\ & \mathrm{a},(\mathrm{x}) & \\ 1 & & \text { ind } \end{array}\right\|$ | $\stackrel{2}{0010}$ |
| $\begin{gathered} 3 \\ 0011 \end{gathered}$ | 2 JRNZ  <br>  $e^{2}$  <br> 1  pcr | $\begin{array}{ccc} \hline 4 & \text { CALL } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | 2 JRNC  <br>  $e^{-}$  <br> 1  $p c r$ | $\left\|\begin{array}{\|cc\|} \hline 5 & \mathrm{JRS} \\ 3 & \mathrm{~b} 4, \mathrm{rr}, \mathrm{ee} \\ 3 & \mathrm{bt} \end{array}\right\|$ |  | 2 $J R Z$ <br> $e$  <br> 1 pcr | $\begin{array}{lll} \hline 4 & & \text { LD } \\ & a, x & \\ 1 & & \text { sd } \end{array}$ | 2  JRC <br>  e  <br> 1  prc | $\left\|\begin{array}{lr} 4 & \mathrm{CPI} \\ & \mathrm{a}, \mathrm{nn} \\ 2 & \mathrm{imm} \end{array}\right\|$ | $\begin{gathered} 3 \\ 0011 \end{gathered}$ |
| $\begin{gathered} 4 \\ 0100 \end{gathered}$ | 2 JRNZ  <br> 1 $e^{\text {JRN }}$  <br> 1  pcr | $\left.\begin{array}{\|ccc} \hline 4 & \text { CALL } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array} \right\rvert\,$ | 2 JRNC <br>  $e^{2}$ <br> 1  <br> pcr  | $\left. \right\rvert\,$ |  | 2  JRZ <br> 1   <br>   pcr | \# | 2  JRC <br>  e  <br> 1  prc | $\left\|\begin{array}{lll} \hline 4 & \text { ADD } \\ & \mathrm{a},(\mathrm{x}) & \\ 1 & & \text { ind } \end{array}\right\|$ | $\begin{gathered} 4 \\ 0100 \end{gathered}$ |
| $\begin{gathered} 5 \\ 0101 \end{gathered}$ | 2 JRNZ <br> 1 $e^{\text {J }}$ <br>   | $\begin{array}{\|lr\|} \hline 4 & \text { CALL } \\ & \text { abc } \\ 2 & \\ \hline \end{array}$ | $\begin{array}{\|lll\|} \hline 2 & \text { JRNC } \\ & \text { e } & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ | $\left.\begin{array}{\|cc\|} \hline 5 & \text { JRS } \\ 3 & \text { b2,rr,ee } \\ 3 & b t \end{array} \right\rvert\,$ |  | $\begin{array}{lll} \hline 2 & & \text { JRZ } \\ & \text { e } & \\ 1 & & \mathrm{pcr} \end{array}$ | 4  INC <br>  $y$  <br> 1  sd | $\begin{array}{\|lll\|} \hline 2 & & \text { JRC } \\ & \mathrm{e} & \\ 1 & & \mathrm{prc} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { ADDI } \\ & \mathrm{a}, \mathrm{nn} \\ 2 & \text { imm } \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 0101 \end{gathered}$ |
| $\begin{gathered} 6 \\ 0110 \end{gathered}$ | 2 JRNZ  <br> 1 $e$  <br> 1  pcr | $\begin{array}{\|ccc\|} \hline 4 & \text { CALL } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | 2 JRNC <br>  $e^{2}$ <br> 1  | $\left.\begin{array}{\|cc\|} \hline 5 & \text { JRR } \\ 3 & \mathrm{~b} 6, \mathrm{rr}, \mathrm{ee} \\ 3 & \mathrm{bt} \end{array} \right\rvert\,$ |  | 2   <br>  JRZ  <br> 1   | \# | 2  JRC <br>  e  <br> 1  prc | 4 INC  <br>  (x)  <br> 1  ind | $\begin{gathered} 6 \\ 0110 \end{gathered}$ |
| $\begin{gathered} 7 \\ 0111 \end{gathered}$ | 2 JRNZ  <br> 1 $e^{\text {JRN }}$  <br> 1  pcr | $\left.\begin{array}{\|ccc} \hline 4 & \text { CALL } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array} \right\rvert\,$ | $\left.\begin{array}{\|lll} \hline 2 & \text { JRNC } \\ & e^{2} & \\ 1 & & \mathrm{pcr} \end{array} \right\rvert\,$ | $\left.\begin{array}{\|cc\|} \hline 5 & \text { JRS } \\ 3 & \text { b6,rr,ee } \\ 3 & b t \end{array} \right\rvert\,$ |  | 2  JRZ <br> 1   <br>   pcr | $\begin{array}{lll} \hline 4 & & \text { LD } \\ & a, y & \\ 1 & & s d \end{array}$ | 2  JRC <br>  e  <br> 1  prc | \# | $\begin{gathered} 7 \\ 0111 \end{gathered}$ |
| $\begin{gathered} 8 \\ 1000 \end{gathered}$ | 2 JRNZ  <br> 1 $e^{\text {e }}$  <br> 1  pcr | $\left\|\begin{array}{lll} \hline 4 & \text { CALL } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}\right\|$ | $\begin{array}{\|lll\|} \hline 2 & \text { JRNC } \\ & \text { e } & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ | $\left.\begin{array}{\|ll\|} \hline 5 & \text { JRR } \\ 3 & \mathrm{~b} 1, \mathrm{rr}, \mathrm{ee} \\ 3 & \mathrm{bt} \end{array} \right\rvert\,$ |  | $\begin{array}{lll} \hline 2 & & \text { JRZ } \\ & \text { e } & \\ 1 & & \mathrm{pcr} \end{array}$ | \# | $\begin{array}{\|lll} \hline 2 & & \text { JRC } \\ & \mathrm{e} & \\ 1 & & \text { prc } \end{array}$ | $\left.\begin{array}{\|ccc} \hline 4 & & \text { LD } \\ & (x), a & \\ 1 & & \text { ind } \end{array} \right\rvert\,$ | $\begin{gathered} 8 \\ 1000 \end{gathered}$ |
| $\begin{gathered} 9 \\ 1001 \end{gathered}$ | 2 JRNZ  <br> 1 $e^{\text {JRN }}$  <br> 1  pcr | $\left.\begin{array}{\|ccc} \hline 4 & \text { CALL } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array} \right\rvert\,$ | $\left.\begin{array}{\|lll} \hline 2 & \text { JRNC } \\ & e^{2} & \\ 1 & & \mathrm{pcr} \end{array} \right\rvert\,$ | $\left.\begin{array}{\|cc\|} \hline 5 & \text { JRS } \\ 3 & \mathrm{~b} 1, \mathrm{rr}, \mathrm{ee} \\ 3 & \mathrm{bt} \end{array} \right\rvert\,$ |  | 2  JRZ <br> 1   <br>   pcr | 4  INC <br>  v  <br> 1  sd | 2  JRC <br>  e  <br> 1  prc | \# | $\begin{gathered} 9 \\ 1001 \end{gathered}$ |
| $\underset{1010}{A}$ | 2 JRNZ  <br> 1 $e^{\text {J }}$  <br> 1  pcr | $\begin{array}{\|ccc} \hline 4 & \text { CALL } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | $\begin{array}{\|lll} \hline 2 & \text { JRNC } \\ & \text { e } & \\ 1 & & \mathrm{pcr} \end{array}$ | $\left.\begin{array}{\|ll} \hline 5 & \text { JRR } \\ 3 & \text { b5,rr,ee } \\ 3 & b t \end{array} \right\rvert\,$ |  | $\begin{array}{lll} \hline 2 & & \text { JRZ } \\ & \text { e } & \\ 1 & & \mathrm{pcr} \end{array}$ | \# | $\begin{array}{\|lll} \hline 2 & & \text { JRC } \\ & \mathrm{e} & \\ 1 & & \text { prc } \end{array}$ | $\begin{array}{\|ccc} \hline 4 & \text { AND } \\ & \mathrm{a},(\mathrm{x}) & \\ 1 & & \text { ind } \end{array}$ | $\begin{gathered} \text { A } \\ 1010 \end{gathered}$ |
| $\begin{gathered} B \\ 1011 \end{gathered}$ | 2 JRNZ  <br>  $e^{\text {JRN }}$  <br> 1  pcr | $\left.\begin{array}{\|ccc} \hline 4 & \text { CALL } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array} \right\rvert\,$ | 2 JRNC  <br>  $e^{2}$  <br> 1  $p c r$ | $\left.\begin{array}{\|cc\|} \hline 5 & \text { JRS } \\ 3 & \text { b5,rr,ee } \\ 3 & b t \end{array} \right\rvert\,$ |  | 2  JRZ <br>  e  <br> 1  pcr | $\begin{array}{lll} \hline 4 & & \text { LD } \\ & a, v & \\ 1 & & \text { sd } \end{array}$ | 2  JRC <br>  e  <br> 1  prc | $\begin{array}{\|lc\|} \hline 4 & \text { ANDI } \\ & \text { a,nn } \\ 2 & \text { imm } \end{array}$ | $\begin{gathered} B \\ 1011 \end{gathered}$ |
| $\begin{gathered} \text { C } \\ 1100 \end{gathered}$ | 2 JRNZ  <br> 1 $e^{\text {JRN }}$  <br> 1  pcr | $\begin{array}{\|ccc} \hline 4 & \text { CALL } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | $\left.\begin{array}{\|lll} \hline 2 & \text { JRNC } \\ & e^{2} & \\ 1 & & \mathrm{pcr} \end{array} \right\rvert\,$ | $\left.\begin{array}{\|ll} \hline 5 & \text { JRR } \\ 3 & \text { b3,rr,ee } \\ 3 & b t \end{array} \right\rvert\,$ |  |    <br>  JRZ  <br> 1  pcr | \# | 2  JRC <br>  e  <br> 1  prc | $\begin{array}{\|ccc} \hline 4 & \text { SUB } \\ & \text { a,(x) } & \\ 1 & & \text { ind } \end{array}$ | $\begin{gathered} \text { C } \\ 1100 \end{gathered}$ |
| $\begin{gathered} \text { D } \\ 1101 \end{gathered}$ | 2 JRNZ  <br>  $e^{2}$  <br> 1  pcr | $\left.\begin{array}{\|ccc} \hline 4 & \text { CALL } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array} \right\rvert\,$ | $\left\|\begin{array}{lll} \hline 2 & & \text { JRNC } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \end{array}\right\|$ | $\left\|\begin{array}{\|cc\|} \hline 5 & \mathrm{JRS} \\ 3 & \mathrm{~b} 3, \mathrm{rr}, \mathrm{ee} \\ 3 & \mathrm{bt} \end{array}\right\|$ | 2 1 | $\begin{array}{lll} \hline 2 & & \text { JRZ } \\ & \text { e } & \\ 1 & & \mathrm{pcr} \end{array}$ | 4  INC <br>  $w$  <br> 1  sd | $\left\|\begin{array}{lll} \hline 2 & & \text { JRC } \\ & e & \\ 1 & & \text { prc } \end{array}\right\|$ | $\left.\begin{array}{\|cc\|} \hline 4 & \text { SUBI } \\ & \text { a,nn } \\ 2 & \text { imm } \end{array} \right\rvert\,$ | $\begin{gathered} \text { D } \\ 1101 \end{gathered}$ |
| $\underset{1110}{E}$ | 2 JRNZ  <br> 1 $e^{\text {JRN }}$  <br> 1  pcr | $\left.\begin{array}{\|ccc} \hline 4 & \text { CALL } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array} \right\rvert\,$ | $\left.\begin{array}{\|lll} \hline 2 & & \text { JRNC } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \end{array} \right\rvert\,$ | $\left.\begin{array}{\|cc\|} \hline 5 & \text { JRR } \\ 3 & \mathrm{~b} 7, \mathrm{rr}, \mathrm{ee} \\ 3 & \mathrm{bt} \end{array} \right\rvert\,$ |  | 2  JRZ <br> 1   <br>   pcr | \# | 2  JRC <br> 1 e  <br> 1  prc | 4 DEC  <br>  (x)ind  <br> 1   | $\underset{1110}{E}$ |
| $\underset{1111}{F}$ | 2 JRNZ  <br> 1 $e^{\text {JRN }}$  <br> 1  pcr | $\left.\begin{array}{\|ccc} \hline 4 & \text { CALL } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array} \right\rvert\,$ | $\begin{array}{\|lll\|} \hline 2 & \text { JRNC } \\ & \text { e } & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ | $\left.\begin{array}{\|cc\|} \hline 5 & \text { JRS } \\ 3 & \mathrm{~b} 7, \mathrm{rr}, \mathrm{ee} \\ 3 & \mathrm{bt} \end{array} \right\rvert\,$ |  | $\begin{array}{lll} \hline 2 & & \text { JRZ } \\ & \text { e } & \\ 1 & & \mathrm{pcr} \end{array}$ | $\begin{array}{lll} \hline 4 & & \text { LD } \\ & \mathrm{a}, \mathrm{w} & \\ 1 & & \mathrm{sd} \end{array}$ | $\begin{array}{\|lll} \hline 2 & & \text { JRC } \\ & \mathrm{e} & \\ 1 & & \mathrm{prc} \end{array}$ | \# | $\underset{1111}{F}$ |

## Abbreviations for Addressing Modes: Legend:

| dir | Direct | \# | Indicates Illegal Instructions |  |  | Mnemonic |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| sd | Short Direct | e | 5-bit Displacement | Cycles | JRC |  |
| imm | Immediate | b | 3-bit Address |  |  |  |
| inh | Inherent | rr | 1-byte Data space address | perands |  |  |
| ext | Extended | nn | 1-byte immediate data | S | prc |  |
| b.d | Bit Direct | abc | 12-bit address | Addressing |  |  |
| bt | Bit Test | ee | 8-bit displacement | Addressing |  |  |
| pcr ind | Program Counter Relative Indirect |  |  |  |  |  |

Opcode Map Summary (Continued)

| HI LOW | $\begin{gathered} 8 \\ 1000 \end{gathered}$ | $\begin{gathered} 9 \\ 1001 \end{gathered}$ | $\begin{gathered} \text { A } \\ 1010 \end{gathered}$ | $\begin{gathered} \text { B } \\ 1011 \end{gathered}$ | $\underset{1100}{C}$ |  | $\begin{gathered} \mathrm{D} \\ 1101 \end{gathered}$ |  | $\underset{1110}{E}$ |  | $\stackrel{F}{F} 111$ | LOW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 0 \\ 0000 \end{gathered}$ | 2 $e^{\text {JRNZ }}$ <br> 1  <br>  pcr | $\begin{array}{\|lll} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | 2 JRNC <br> 1  <br>   <br>   | $\begin{array}{lr} \hline 4 & \text { RES } \\ & \text { bo,rr } \\ 2 & \text { b.d } \end{array}$ | $\begin{array}{\|lll} \hline 2 & & \mathrm{JRZ} \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \end{array}$ |  | $\begin{array}{lr} \hline 4 & \text { LDI } \\ & \mathrm{rr}, \mathrm{nn} \\ 3 & \mathrm{imm} \end{array}$ |  | $\begin{array}{lll} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & p r c \\ \hline \end{array}$ |  | $\begin{array}{lll} \hline 4 & & \text { LD } \\ & \mathrm{a},(\mathrm{y}) & \\ 1 & & \text { ind } \end{array}$ | $\begin{gathered} 0 \\ 0000 \end{gathered}$ |
| $\begin{gathered} 1 \\ 0001 \end{gathered}$ | $2 \quad e^{\text {JRNZ }}$ | $\begin{array}{\|lll} \hline 4 & & J P \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | $\begin{array}{\|lll} \hline 2 & & \text { JRNC } \\ & e & \\ 1 & & p c r \end{array}$ | $\begin{array}{ll} 4 & \text { SET } \\ & \text { bo,rr } \\ 2 & \text { b.d } \end{array}$ | $\left\lvert\, \begin{array}{lll} 2 & & J R Z \\ & e & \\ 1 & & \mathrm{pcr} \end{array}\right.$ |  | $\begin{array}{ll} \hline 4 & \text { DEC } \\ & \times \\ 1 & \\ \hline \end{array}$ |  | $\begin{array}{lll} 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \text { prc } \end{array}$ |  | $\begin{array}{lll} \hline 4 & & \text { LD } \\ & \text { a,rr } & \\ 2 & & \operatorname{dir} \end{array}$ | $\begin{gathered} 1 \\ 0001 \end{gathered}$ |
| $\underset{0010}{2}$ | 2  <br>  $e^{\text {JRNZ }}$ <br> 1  <br> pcr  | $\begin{array}{\|lll\|} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | 2 JRNC <br> 1  <br>   <br>   | $\begin{array}{lr} \hline 4 & \text { RES } \\ & \text { b4,rr } \\ 2 & \text { b.d } \end{array}$ | $\begin{array}{\|lll} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \end{array}$ |  | $a^{\text {COM }}$ |  | $\begin{array}{lll} 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & p r c \end{array}$ |  | $\begin{array}{lll} \hline 4 & & C P \\ & \text { a,(y) } & \\ 1 & & \text { ind } \end{array}$ | $\stackrel{2}{0010}$ |
| $\begin{gathered} 3 \\ 0011 \end{gathered}$ | 2  $e^{\text {JRNZ }}$ <br> 1  pcr | $\begin{array}{\|lll} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | $\begin{array}{\|lll} \hline 2 & \text { JRNC } \\ & e^{2} & \\ 1 & & \mathrm{pcr} \end{array}$ | $\begin{array}{\|lll} \hline 4 & \text { SET } \\ & \text { b4,rr } & \\ 2 & \text { b.d } \end{array}$ | 2 JRZ <br> $e$  <br> 1 pcr |  | $\begin{array}{ccc} \hline 4 & & \text { LD } \\ & \mathrm{x}, \mathrm{a} & \\ 1 & & \mathrm{sd} \end{array}$ |  | $\begin{array}{ll}  & \begin{array}{ll} \text { JRC } \\ & \\ & \mathrm{prc} \end{array} \\ \hline \end{array}$ |  | $\begin{array}{lll} \hline 4 & & C P \\ & \text { a,rr } & \\ 2 & & \operatorname{dir} \end{array}$ | $\stackrel{3}{3} 0011$ |
| $\begin{gathered} 4 \\ 0100 \end{gathered}$ | 2  <br>  $\mathrm{e}^{\mathrm{JRNZ}}$ <br> 1 pcr | $\begin{array}{\|lll\|} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \\ \hline \end{array}$ | 2 JRNC <br> 1  <br>   <br>   | $\begin{array}{lr} \hline 4 & \text { RES } \\ & \text { b2,rr } \\ 2 & \text { b.d } \end{array}$ | $\begin{array}{\|lll} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ |  | 2 RETI <br> 1 inh |  | $\begin{array}{ll}  & \\ \hline & \\ \hline & \\ & \\ & \mathrm{prc} \end{array}$ |  | $\begin{array}{ll} \hline 4 & \text { ADD } \\ & \mathrm{a},(\mathrm{y}) \\ 1 & \\ 1 & \\ \hline \end{array}$ | $\begin{gathered} 4 \\ 0100 \end{gathered}$ |
| $\begin{gathered} 5 \\ 0101 \end{gathered}$ | 2 JRNZ <br> 1 $e^{2}$ <br> pcr  | $\begin{array}{\|lll} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | $\begin{array}{\|lll} \hline 2 & \text { JRNC } \\ & e^{2} & \\ 1 & & \mathrm{pcr} \end{array}$ | $\begin{array}{\|ll} \hline 4 & \text { SET } \\ & \text { b2,rr } \\ 2 & \text { b.d } \end{array}$ | $\begin{array}{\|lll} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \end{array}$ |  | 4  DEC <br>  $y$  <br> 1  sd |  | $\begin{array}{lll} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \mathrm{prc} \\ \hline \end{array}$ |  | $\begin{array}{ll} 4 & \text { ADD } \\ & \text { a,rr } \\ 2 & \\ 2 & \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 0101 \end{gathered}$ |
| $\stackrel{6}{0110}$ | 2  <br>  $e^{\text {JRNZ }}$ <br> 1  <br> pcr  | $\begin{array}{\|lll\|} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \\ \hline \end{array}$ | 2 JRNC  <br>  e  <br> 1  pcr | $\begin{array}{\|lll} \hline 4 & \text { RES } \\ & \text { b6,rr } & \\ 2 & \text { b.d } \\ \hline \end{array}$ | $\begin{array}{\|lll\|} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ |  | $\begin{array}{lr} \hline 2 & \text { STOP } \\ 1 & \text { inh } \\ \hline \end{array}$ |  | $\begin{array}{lll} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \mathrm{prc} \\ \hline \end{array}$ |  | $\begin{array}{lll} \hline 4 & & \text { INC } \\ & \text { (y) } & \\ 1 & & \text { ind } \end{array}$ | $\begin{gathered} 6 \\ 0110 \end{gathered}$ |
| $\stackrel{7}{0111}$ |  | $\begin{array}{\|lll\|} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | 2 JRNC  <br> 1  $e^{2}$ <br>  $p c r$  | $\begin{array}{\|lll\|} \hline 4 & \text { SET } \\ & \text { b6,rr } & \\ \hline 2 & \text { b.d } \\ \hline \end{array}$ | $\begin{array}{\|lll\|} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ |  | $\begin{array}{lll} \hline 4 & & \text { LD } \\ & \mathrm{y}, \mathrm{a} & \\ 1 & & \mathrm{sd} \\ \hline \end{array}$ |  | $\begin{array}{lll} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \mathrm{prc} \\ \hline \end{array}$ |  | $\begin{array}{lrr} \hline 4 & & \text { INC } \\ & \text { rr } & \\ 2 & & \text { dir } \\ \hline \end{array}$ | $\begin{gathered} 7 \\ 0111 \end{gathered}$ |
| $\begin{gathered} 8 \\ 1000 \end{gathered}$ | 2  <br>  $e^{\text {JRNZ }}$ <br> 1  <br> pcr  | $\begin{array}{\|lll} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | 2 JRNC  <br> 1  $e^{2}$ <br> 1  $p c r$ | $\begin{array}{\|ll\|} \hline 4 & \text { RES } \\ & \text { b1,rr } \\ 2 & \text { b.d } \end{array}$ | $\begin{array}{\|lll} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \end{array}$ |  | \# |  | $\begin{array}{lll} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \mathrm{prc} \end{array}$ |  | $\begin{array}{lll} \hline 4 & & \text { LD } \\ & (\mathrm{y}), \mathrm{a} & \\ 1 & & \text { ind } \end{array}$ | $\stackrel{8}{1000}$ |
| $\begin{gathered} 9 \\ 1001 \end{gathered}$ | 2  <br>  $e^{\text {JRNZ }}$ <br> 1  <br> pcr  | $\begin{array}{\|lll\|} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | 2 JRNC  <br> 1  e <br>  pcr  | $\begin{array}{\|ll\|} \hline 4 & \text { SET } \\ & \text { b1,rr } \\ 2 & \text { b.d } \end{array}$ | $\begin{array}{\|lll} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ |  | $\begin{array}{lll} \hline 4 & & \text { DEC } \\ & \mathrm{v} & \\ 1 & & \mathrm{sd} \\ \hline \end{array}$ |  | $\begin{array}{ll} \hline & \\ \hline & \\ & \text { JRC } \\ & \\ & \text { prc } \end{array}$ |  | $\begin{array}{lll} \hline 4 & & \text { LD } \\ & \text { rr,a } & \\ 2 & & \operatorname{dir} \end{array}$ | $\begin{gathered} 9 \\ 1001 \end{gathered}$ |
| $\begin{gathered} \text { A } \\ 1010 \end{gathered}$ | 2  $e^{\text {JRNZ }}$ <br> 1  pcr | $\begin{array}{\|lll} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \end{array}$ | $\begin{array}{\|lll} \hline 2 & \text { JRNC } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|ll} \hline 4 & \text { RES } \\ & \text { b5,rr } \\ 2 & \text { b.d } \end{array}$ | $\begin{array}{\|lll} \hline 2 & & \mathrm{JRZ} \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \end{array}$ |  | 4  RCL <br>  a  <br> 1  inh |  | $\begin{array}{lll} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \mathrm{prc} \end{array}$ |  | $\begin{array}{lr} \hline 4 & \text { AND } \\ & \mathrm{a},(\mathrm{y}) \\ 1 & \\ \hline \end{array}$ | $\begin{gathered} \text { A } \\ 1010 \end{gathered}$ |
| $\begin{gathered} \text { B } \\ 1011 \end{gathered}$ | 2 JRNZ <br> 1 e <br> pcr  | $\begin{array}{\|lll\|} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \\ \hline \end{array}$ | 2 JRNC <br> 1 $e^{2}$ <br>   <br> $p c r$  | $\begin{array}{\|lr} \hline 4 & \text { SET } \\ & \text { b5,rr } \\ 2 & \text { b.d } \end{array}$ | $\begin{array}{\|lll} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ | 1 | $\begin{array}{lll} \hline 4 & & \text { LD } \\ & \mathrm{v}, \mathrm{a} & \\ 1 & & \mathrm{sd} \end{array}$ |  |  |  | $\begin{array}{ll} 4 & \text { AND } \\ & \text { a,rr } \\ 2 & \\ \hline \end{array}$ | $\begin{gathered} B \\ 1011 \end{gathered}$ |
| $\stackrel{\text { C }}{1100}$ | 2  <br>  $e^{\text {JRNZ }}$ <br> 1  <br> pcr  | $\begin{array}{\|lll\|} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \\ \hline \end{array}$ | 2 JRNC  <br>  e  <br> 1  pcr | $\begin{array}{\|lll} \hline 4 & \text { RES } \\ & \text { b3,rr } & \\ 2 & \text { b.d } \\ \hline \end{array}$ | $\begin{array}{\|lll\|} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ |  | RET 1 |  | $\begin{array}{ll} \hline & \mathrm{JRC} \\ \mathrm{e} & \\ & \mathrm{prc} \\ \hline \end{array}$ |  | $\begin{array}{lr} \hline 4 & \text { SUB } \\ & \text { a,(y) } \\ 1 & \\ 1 & \text { ind } \end{array}$ | $\underset{1100}{C}$ |
| $\begin{gathered} \text { D } \\ 1101 \end{gathered}$ | 2  <br>  $\mathrm{e}^{\mathrm{JRNZ}}$ <br> 1 pcr | $\begin{array}{\|lll\|} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \\ \hline \end{array}$ | 2 JRNC  <br>  e  <br> 1  pcr | $\begin{array}{\|lll} \hline 4 & \text { SET } \\ & \text { b3,rr } & \\ 2 & \text { b.d } \\ \hline \end{array}$ | $\begin{array}{\|lll} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ |  | $\begin{array}{lll} \hline 4 & & \text { DEC } \\ & \mathrm{w} & \\ 1 & & \mathrm{sd} \\ \hline \end{array}$ |  | $\begin{array}{lll} \hline 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \text { prc } \\ \hline \end{array}$ |  | $\begin{array}{lr} 4 & \text { SUB } \\ & \text { a,rr } \\ 2 & \\ \hline \end{array}$ | $\begin{gathered} \text { D } \\ 1101 \end{gathered}$ |
| $\underset{1110}{E}$ |  | $\begin{array}{\|lll\|} \hline 4 & & \mathrm{JP} \\ & \text { abc } & \\ 2 & & \text { ext } \\ \hline \end{array}$ | 2 JRNC  <br> 1  $e^{2}$ <br>    | $\begin{array}{\|lll\|} \hline 4 & \text { RES } \\ & \text { b7,rr } & \\ 2 & \text { b.d } \\ \hline \end{array}$ | $\begin{array}{\|lll} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ | 2 1 | $\begin{array}{cr} 2 & \text { WAIT } \\ 1 & \text { inh } \\ \hline \end{array}$ |  | $\begin{array}{ll}  & \begin{array}{ll} \text { JRC } \\ & \\ & \mathrm{prc} \end{array} \\ \hline \end{array}$ |  | $\begin{array}{cc} 4 & \text { DEC } \\ & \text { (y) } \\ 1 & \\ \text { ind } \end{array}$ | $\underset{1110}{E}$ |
| $\underset{1111}{F}$ | 2 JRNZ <br> 1 $e^{1}$ <br> 1 pcr | $\begin{array}{\|lll\|} \hline 4 & & \text { JP } \\ & \text { abc } & \\ 2 & & \text { ext } \\ \hline \end{array}$ | 2 JRNC  <br>  $e$  <br> 1  $p c r$ | $\begin{array}{\|lll} \hline 4 & \text { SET } \\ & \text { b7,rr } & \\ \hline 2 & \text { b.d } \\ \hline \end{array}$ | $\begin{array}{\|lll\|} \hline 2 & & \text { JRZ } \\ & \mathrm{e} & \\ 1 & & \mathrm{pcr} \\ \hline \end{array}$ | 4 1 | $\begin{array}{cc} \hline & \text { LD } \\ \mathrm{w}, \mathrm{a} & \\ & \mathrm{sd} \\ \hline \end{array}$ |  | $\begin{array}{ccc} 2 & & \text { JRC } \\ & \text { e } & \\ 1 & & \text { prc } \\ \hline \end{array}$ |  | $\begin{array}{lrr} \hline 4 & \text { DEC } \\ & \text { rr } & \\ 2 & & \text { dir } \\ \hline \end{array}$ | $\stackrel{F}{F 111}$ |

## Abbreviations for Addressing Modes: Legend:

| dir | Direct | \# | Indicates Illegal Instructions |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| sd | Short Direct | e | 5-bit Displacement | Cycles | 2 | JRC | Mnemonic |
| imm | Immediate | b | 3-bit Address | Operands |  |  |  |
| inh | Inherent | $\stackrel{\text { rr }}{ }$ | 1-byte Data space address | Bytes |  | prc |  |
| ext | Extended | nn | 1-byte immediate data | Bytes |  | prc |  |
| b.d | Bit Direct | abc | 12-bit address |  |  |  |  |
| bt | Bit Test | ee | 8 -bit Displacement | Addressing Mode |  |  |  |
| pcr ind | Program Counter Relative Indirect |  |  |  |  |  |  |

## 11 ELECTRICAL CHARACTERISTICS

### 11.1 PARAMETER CONDITIONS

Unless otherwise specified, all voltages are referred to $V_{S S}$.

### 11.1.1 Minimum and Maximum Values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on $100 \%$ of the devices with an ambient temperature at $T_{A}=25^{\circ} \mathrm{C}$ and $T_{A}=T_{A}$ max (given by the selected temperature range).
Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3 \Sigma$ ).

### 11.1.2 Typical Values

Unless otherwise specified, typical data are based on $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ (for the $4.5 \mathrm{~V} \unlhd_{\mathrm{DD}} 6.0 \mathrm{~V}$ voltage range) and $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ (for the $3 \mathrm{~V} \unlhd \mathrm{~J}_{\mathrm{DD}} 3.6 \mathrm{~V}$ voltage range). They are given only as design guidelines and are not tested.

### 11.1.3 Typical Curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 11.1.4 Loading Capacitor

The loading conditions used for pin parameter measurement is shown in Figure 30.

Figure 30. Pin Loading Conditions


### 11.1.5 Pin Input Voltage

The input voltage measurement on a pin of the device is described in Figure 31.

Figure 31. Pin Input Voltage


### 11.2 ABSOLUTE MAXIMUM RATINGS

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these condi-
tions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### 11.2.1 Voltage Characteristics

| Symbol | Ratings | Maximum value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$ | Supply voltage | 7 |  |
| $\mathrm{~V}_{\mathrm{IN}}$ | Input voltage on any pin ${ }^{1) \& 2)}$ | $\mathrm{V}_{\mathrm{SS}}-0.3$ to $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |
|  | V |  |  |
| $\mathrm{~V}_{\mathrm{OUT}}$ |  | $\mathrm{V}_{\mathrm{SS}}-0.3$ to $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |

### 11.2.2 Current Characteristics

| Symbol | Ratings | Maximum value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {VDD }}$ | Total current into $\mathrm{V}_{\mathrm{DD}}$ power lines (source) ${ }^{3 /}$ | 80 | mA |
| $\mathrm{I}_{\mathrm{vss}}$ | Total current out of $\mathrm{V}_{\text {SS }}$ ground lines (sink) ${ }^{3 /}$ | 100 |  |
| 10 | Output current sunk by any standard I/O and control pin | 20 |  |
|  | Output current sunk by any high sink I/O pin | 40 |  |
|  | Output current source by any I/Os and control pin | 15 |  |
| $\mathrm{l}_{\operatorname{INJ}(\mathrm{PIN})}{ }^{2)}$ \& 4) | Injected current on RESET pin | $\pm 5$ |  |
|  | Injected current on any other pin | $\pm 5$ |  |

### 11.2.3 Thermal Characteristics

| Symbol | Ratings | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -60 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | Maximum junction temperature <br> (see THERMAL CHARACTERISTICS section) |  |  |

## Notes:

1. Directly connecting the RESET and $I / O$ pins to $V_{D D}$ or $\mathrm{V}_{S S}$ could damage the device if an unintentional internal reset is generated or an unexpected change of the I/O configuration occurs (for example, due to a corrupted program counter). To guarantee safe operation, this connection has to be done through a pull-up or pull-down resistor (typical: $4.7 \mathrm{k} \Omega$ for RESET, $10 \mathrm{k} \Omega$ for I/Os). Unused I/O pins must be tied in the same way to $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ according to their reset configuration.
2. When the current limitation is not possible, the $\mathrm{V}_{\mathrm{IN}}$ absolute maximum rating must be respected, otherwise refer to $I_{I N(P I N)}$ specification. A positive injection is induced by $V_{I N}>V_{D D}$ while a negative injection is induced by $\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {SS }}$.
3. Power $\left(\mathrm{V}_{\mathrm{DD}}\right)$ and ground $\left(\mathrm{V}_{\mathrm{SS}}\right)$ lines must always be connected to the external supply.
4. Negative injection disturbs the analog performance of the device. In particular, it induces leakage currents throughout the device including the analog inputs. To avoid undesirable effects on the analog functions, care must be taken: - Analog input pins must have a negative injection less than 1 mA (assuming that the impedance of the analog voltage is lower than the specified limits).

- Pure digital pins must have a negative injection less than 1mA. In addition, it is recommended to inject the current as far as possible from the analog input pins.


### 11.3 OPERATING CONDITIONS

### 11.3.1 General Operating Conditions

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage | see Figure 32 | 3.0 | 6 | V |
| $\mathrm{f}_{\text {OSC }}$ | Oscillator frequency | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, 1$ \& 6 Suffix | $0^{11}$ | 4 | MHz |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, 3 Suffix | $0^{11}$ | 4 |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, 1$ \& 6Suffix | $0^{17}$ | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$, 3 Suffix | $0{ }^{11}$ | 4 |  |
| $\mathrm{V}_{\mathrm{DD}}$ | Operating Supply Voltage | $\mathrm{f}_{\text {OSC }}=4 \mathrm{MHz}, 1$ \& 6 Suffix | 3.0 | 6.0 | V |
|  |  | $\mathrm{f}_{\text {Osc }}=4 \mathrm{MHz}$, 3 Suffix | 3.0 | 6.0 |  |
|  |  | $\mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}, 1 \& 6$ Suffix | 3.6 | 6.0 |  |
|  |  | $\mathrm{f}_{\text {Osc }}=8 \mathrm{MHz}$, 3 Suffix | 4.5 | 6.0 |  |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient temperature range | 1 Suffix Version | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
|  |  | 6 Suffix Version | -40 | 85 |  |
|  |  | 3 Suffix Version | -40 | 125 |  |

## Notes:

1. An oscillator frequency above 1.2 MHz is recommended for reliable $A / D$ results.
2. Operating conditions with $\mathrm{T}_{\mathrm{A}}=-40$ to $+125^{\circ} \mathrm{C}$.

Figure 32. fosc Maximum Operating Frequency Versus VDD Supply Voltage for OTP \& ROM devices


1. In this area, operation is guaranteed at the quartz crystal frequency.
2. When the OSG is disabled, operation in this area is guaranteed at the crystal frequency. When the OSG is enabled, operation in this area is guaranteed at a frequency of at least $\mathrm{f}_{\text {OSG }}$ Min.
3. When the OSG is disabled, operation in this area is guaranteed at the quartz crystal frequency. When the OSG is enabled, access to this area is prevented. The internal frequency is kept at $f_{\text {OSG }}$.

## OPERATING CONDITIONS (Cont'd)

11.3.2 Operating Conditions with Low Voltage Detector (LVD)

Subject to general operating conditions for $\mathrm{V}_{\mathrm{DD}}$, $\mathrm{f}_{\mathrm{OSC}}$, and $\mathrm{T}_{\mathrm{A}}$.

| Symbol | Parameter | Conditions | Min | Typ ${ }^{1)}$ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IT}+}$ | Reset release threshold <br> $\left(\mathrm{V}_{\mathrm{DD}}\right.$ rise $)$ |  | 3.9 | 4.1 | 4.3 |  |
| $\mathrm{~V}_{\mathrm{IT}-}$ | Reset generation threshold <br> $\left(\mathrm{V}_{\mathrm{DD}}\right.$ fall $)$ |  | 3.6 | 3.8 | 4 | V |
| $\mathrm{~V}_{\text {hys }}$ | LVD voltage threshold hysteresis | $\mathrm{V}_{\mathrm{IT}+}-\mathrm{V}_{\mathrm{IT}-}$ | 50 | 300 | 700 | mV |
| $\mathrm{Vt}_{\mathrm{POR}}$ | $\mathrm{V}_{\mathrm{DD}}$ rise time rate ${ }^{2)}$ |  |  |  |  | $\mathrm{mV} / \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{g}(\mathrm{VDD})}$ | Filtered glitch delay on $\mathrm{V}_{\mathrm{DD}}{ }^{3)}$ | Not detected by the LVD |  | 30 |  | ns |

## Notes:

1. LVD typical data are based on $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. They are given only as design guidelines and are not tested.
2. The minimum $V_{D D}$ rise time rate is needed to insure a correct device power-on and LVD reset. Not tested in production.
3. Data based on characterization results, not tested in production.

Figure 33. LVD Threshold Versus $\mathbf{V}_{\text {DD }}$ and $\mathrm{f}_{\mathrm{osc}}{ }^{3)}$


Figure 34. Typical LVD Thresholds Versus Temperature for OTP devices


Figure 35. Typical LVD thresholds vs. Temperature for ROM devices


### 11.4 SUPPLY CURRENT CHARACTERISTICS

The following current consumption specified for the ST6 functional operating modes over temperature range does not take into account the clock source current consumption. To get the total de-
vice consumption, the two current values must be added (except for STOP mode for which the clock is stopped).

### 11.4.1 RUN Modes

| Symbol | Parameter |  | Conditions | Typ ${ }^{1)}$ | Max ${ }^{2}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {D }}$ | Supply current in RUN mode ${ }^{3)}$ (see Figure 36 \& Figure 37) |  | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=32 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=2 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{Osc}}=4 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{Os}}=8 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \hline 0.5 \\ & 1.3 \\ & 1.6 \\ & 2.2 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & \hline 0.7 \\ & 1.7 \\ & 2.4 \\ & 3.3 \\ & 4.8 \end{aligned}$ | mA |
|  | Supply current in RUN mode ${ }^{3)}$ (see Figure 36 \& Figure 37) |  | $\begin{aligned} & \mathrm{fOSC}=32 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=2 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=4 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OsC}}=8 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 0.3 \\ & 0.6 \\ & 0.9 \\ & 1.0 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.8 \\ & 1.2 \\ & 1.5 \\ & 2.3 \end{aligned}$ |  |

## Notes:

1. Typical data are based on $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\left(4.5 \mathrm{~V} \unlhd_{\mathrm{DD}} 6.0 \mathrm{~V}\right.$ range) and $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}\left(3 \mathrm{~V} \unlhd_{\mathrm{DD}} 3.6 \mathrm{~V}\right.$ range $)$.
2. Data based on characterization results, tested in production at $V_{D D}$ max. and $f_{\text {Osc }}$ max.
3. CPU running with memory access, all I/O pins in input with pull-up mode (no load), all peripherals in reset state; clock input $\left(\mathrm{OSC}_{\mathrm{IN}}\right)$ driven by external square wave, OSG and LVD disabled, option bytes not programmed.

Figure 36. Typical $\mathrm{I}_{\mathrm{DD}}$ in RUN vs. $\mathrm{f}_{\mathrm{CPU}}$


Figure 37. Typical IDD in RUN vs. Temperature ( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ )


## SUPPLY CURRENT CHARACTERISTICS (Cont'd)

11.4.2 WAIT Modes

| Symbol | Parameter | Conditions |  |  | Typ ${ }^{1)}$ | Max ${ }^{2)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {DD }}$ | Supply current in WAIT mode ${ }^{3)}$ Option bytes not programmed (see Figure 38) |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=32 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=2 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=4 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 330 \\ & 350 \\ & 370 \\ & 410 \\ & 480 \end{aligned}$ | $\begin{aligned} & 550 \\ & 600 \\ & 650 \\ & 700 \\ & 800 \end{aligned}$ | $\mu \mathrm{A}$ |
|  | Supply current in WAIT mode ${ }^{3)}$ Option bytes programmed to 00 H (see Figure 39) |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=32 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=2 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=4 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 18 \\ & 26 \\ & 41 \\ & 57 \\ & 70 \end{aligned}$ | $\begin{gathered} 60 \\ 80 \\ 120 \\ 180 \\ 200 \end{gathered}$ |  |
|  | Supply current in WAIT mode ${ }^{3)}$ (see Figure 40) |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=32 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=2 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OsC}}=4 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \hline 190 \\ & 210 \\ & 240 \\ & 280 \\ & 350 \end{aligned}$ | $\begin{aligned} & 300 \\ & 350 \\ & 400 \\ & 500 \\ & 600 \end{aligned}$ |  |
|  | Supply current in WAIT mode ${ }^{3)}$ Option bytes not programmed (see Figure 38) | $\begin{aligned} & \stackrel{\rightharpoonup}{n} \\ & \dot{m} \\ & 0 \\ & \stackrel{\rightharpoonup}{\#} \\ & \stackrel{y}{m} \end{aligned}$ | $\begin{aligned} & 0 \\ & \stackrel{0}{3} \\ & 0 \\ & 0 . \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=32 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=2 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=4 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz} \end{aligned}$ | $\begin{gathered} 80 \\ 90 \\ 100 \\ 120 \\ 150 \end{gathered}$ | $\begin{aligned} & 120 \\ & 140 \\ & 150 \\ & 200 \\ & 250 \end{aligned}$ |  |
|  | Supply current in WAIT mode ${ }^{3)}$ Option bytes programmed to 00 H (see Figure 39) |  |  | $\begin{gathered} \mathrm{f}_{\mathrm{OSC}}=32 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{OSC}}=2 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{OSC}}=4 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz} \end{gathered}$ | $\begin{gathered} \hline 5 \\ 8 \\ 16 \\ 18 \\ 20 \end{gathered}$ | $\begin{gathered} \hline 30 \\ 40 \\ 50 \\ 60 \\ 100 \end{gathered}$ |  |
|  | Supply current in WAIT mode ${ }^{3)}$ Option bytes not programmed (see Figure 40) |  |  | $\begin{gathered} \mathrm{f}_{\mathrm{OSC}}=32 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{OSC}}=2 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{OSC}}=4 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz} \end{gathered}$ | $\begin{gathered} \hline 60 \\ 65 \\ 80 \\ 100 \\ 130 \end{gathered}$ | $\begin{aligned} & \hline 100 \\ & 110 \\ & 120 \\ & 150 \\ & 210 \end{aligned}$ |  |

## Notes:

1. Typical data are based on $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\left(4.5 \mathrm{~V} \unlhd /_{D D^{6}} .0 \mathrm{~V}\right.$ range) and $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}\left(3 \mathrm{~V} \unlhd /_{D D} 3.6 \mathrm{~V}\right.$ range $)$.
2. Data based on characterization results, tested in production at $V_{D D}$ max. and $f_{O S C}$ max.
3. All I/O pins in input with pull-up mode (no load), all peripherals in reset state; clock input ( $\mathrm{OSC}_{\mathrm{IN}}$ ) driven by external square wave, OSG and LVD disabled.

## SUPPLY CURRENT CHARACTERISTICS (Cont'd)

Figure 38. Typical $I_{D D}$ in WAIT vs $f_{C P U}$ and Temperature for OTP devices with option bytes not programmed


Figure 39. Typical $I_{D D}$ in WAIT vs $f_{C P U}$ and Temperature for OTP devices with option bytes programmed to 00 H


## SUPPLY CURRENT CHARACTERISTICS (Cont'd)

Figure 40. Typical $I_{D D}$ in WAIT vs $f_{C P U}$ and Temperature for ROM devices


## SUPPLY CURRENT CHARACTERISTICS (Cont'd)

11.4.3 STOP Mode

| Symbol | Parameter | Conditions | Typ ${ }^{1)}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {DD }}$ | Supply current in STOP mode ${ }^{2)}$ (see Figure 41 \& Figure 42) | OTP devices | 0.3 | $\begin{aligned} & 10^{3} \\ & 20^{4)} \end{aligned}$ | $\mu \mathrm{A}$ |
|  |  | ROM devices | 0.1 | $\begin{gathered} 2^{3)} \\ 20^{4)} \end{gathered}$ |  |

## Notes:

1. Typical data are based on $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. All I/O pins in input with pull-up mode (no load), all peripherals in reset state, OSG and LVD disabled, option bytes programmed to $00 H$. Data based on characterization results, tested in production at $\mathrm{V}_{\mathrm{DD}}$ max. and $\mathrm{f}_{\mathrm{CPU}}$ max.
3. Maximum STOP consumption for $-40^{\circ} \mathrm{C}<\mathrm{Ta}<90^{\circ} \mathrm{C}$
4. Maximum STOP consumption for $-40^{\circ} \mathrm{C}<\mathrm{Ta}<125^{\circ} \mathrm{C}$

Figure 41. Typical IDD in STOP vs Temperature for OTP devices


Figure 42. Typical $\mathrm{I}_{\mathrm{DD}}$ in STOP vs Temperature for ROM devices


## SUPPLY CURRENT CHARACTERISTICS (Cont'd)

### 11.4.4 Supply and Clock System

The previous current consumption specified for the ST6 functional operating modes over temperature range does not take into account the clock
source current consumption. To get the total device consumption, the two current values must be added (except for STOP mode).

| Symbol | Parameter | Conditions |  | Typ ${ }^{1)}$ | Max ${ }^{2}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{CK})}$ | Supply current of RC oscillator | $\begin{aligned} & \hline \mathrm{f}_{\mathrm{OSC}}=32 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=2 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=4 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz} \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | $\begin{aligned} & 230 \\ & 260 \\ & 340 \\ & 480 \end{aligned}$ |  | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \hline \mathrm{f}_{\mathrm{OSC}}=32 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=2 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=4 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz} \end{aligned}$ | $V_{D D}=3.3 \mathrm{~V}$ | $\begin{gathered} 80 \\ 110 \\ 180 \\ 320 \end{gathered}$ |  |  |
|  | Supply current of resonator oscillator | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=32 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=2 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=4 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | $\begin{gathered} \hline 900 \\ 280 \\ 240 \\ 140 \\ 40 \end{gathered}$ |  |  |
|  |  | $\begin{aligned} & \hline \mathrm{f}_{\mathrm{OSC}}=32 \mathrm{kHz}, \\ & \mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=2 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=4 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz} \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | $\begin{gathered} \hline 120 \\ 70 \\ 50 \\ 20 \\ 10 \end{gathered}$ |  |  |
| $\mathrm{I}_{\text {DD(LFAO) }}$ | LFAO supply current ${ }^{3}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 102 |  |  |
| IDD(OSG) | OSG supply current ${ }^{4)}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 40 |  |  |
| IDD(LVD) | LVD supply current ${ }^{5)}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 170 |  |  |

### 11.4.5 On-Chip Peripherals

| Symbol | Parameter | Conditions |  | Typ ${ }^{1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD} \text { (TIM) }}$ | 8 -bit Timer supply current ${ }^{6}$ | $\mathrm{fosc}^{\text {c }}$ 8 MHz | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 170 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 100 |  |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{ADC})}$ | ADC supply current when converting ${ }^{7}$ ) | $\mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 80 |  |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 50 |  |

## Notes:

1. Typical data are based on $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. Data based on characterization results, not tested in production.
3. Data based on a differential $I_{D D}$ measurement between reset configuration (OSG and LFAO disabled) and LFAO running (also includes the OSG stand alone consumption).
4. Data based on a differential $\mathrm{I}_{\mathrm{DD}}$ measurement between reset configuration with OSG disabled and OSG enabled.
5. Data based on a differential $I_{D D}$ measurement between reset configuration with LVD disabled and LVD enabled.
6. Data based on a differential $I_{D D}$ measurement between reset configuration (timer disabled) and timer running.
7. Data based on a differential $I_{D D}$ measurement between reset configuration and continuous $A / D$ conversions.

### 11.5 CLOCK AND TIMING CHARACTERISTICS

Subject to general operating conditions for $V_{D D}, f_{O S C}$, and $T_{A}$.

### 11.5.1 General Timings

| Symbol | Parameter | Conditions | Min | Typ ${ }^{1)}$ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{C}(\mathrm{INST})}$ | Instruction cycle time |  | 2 | 4 | 5 | $\mathrm{t}_{\mathrm{CPU}}$ |
|  |  | $\mathrm{f}_{\mathrm{CPU}}=8 \mathrm{MHz}$ | 3.25 | 6.5 | 8.125 | $\mu \mathrm{~s}$ |
|  |  |  | 6 |  | 11 | $\mathrm{t}_{\mathrm{CPU}}$ |

11.5.2 External Clock Source

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OSCINH }}$ | OSC ${ }_{\text {IN }}$ input pin high level voltage | See Figure 43 | $0.7 \mathrm{xV} \mathrm{V}_{\text {DD }}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\text {OSCINL }}$ | $\mathrm{OSC}_{\text {IN }}$ input pin low level voltage |  | $\mathrm{V}_{\mathrm{SS}}$ |  | $0.3 \mathrm{xV} \mathrm{V}_{\text {D }}$ |  |
| IL | OSCx Input leakage current | $\mathrm{V}_{\mathrm{SS}} \mathrm{J}_{\text {IN }} \unlhd^{\text {dD }}$ |  |  | $\pm 2$ | $\mu \mathrm{A}$ |

## Notes:

1. Data based on typical application software.
2. Time measured between interrupt event and interrupt vector fetch. $\Delta \mathrm{t}_{\mathrm{C}(\mathrm{NST})}$ is the number of $\mathrm{t}_{\mathrm{CPU}}$ cycles needed to finish the current instruction execution.

Figure 43. Typical Application with an External Clock Source


## CLOCK AND TIMING CHARACTERISTICS (Cont'd)

### 11.5.3 Crystal and Ceramic Resonator Oscillators

The ST6 internal clock can be supplied with several different Crystal/Ceramic resonator oscillators. Only parallel resonant crystals can be used. All the information given in this paragraph are based on
characterization results with specified typical external components. Refer to the crystal/ceramic resonator manufacturer for more details (frequency, package, accuracy...).

| Symbol | Parameter | Conditions | Typ | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $R_{F}$ | Feedback resistor |  | 3 | $\mathrm{M} \Omega$ |
|  |  | $\mathrm{f}_{\mathrm{FSC}}=32 \mathrm{kHz}$, | 120 |  |
| $\mathrm{C}_{\mathrm{L} 1}$ | Recommended load capacitances versus equiva- | $\mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz}$ | 47 |  |
| $\mathrm{C}_{\mathrm{L} 2}$ | lent crystal or ceramic resonator frequency | $\mathrm{f}_{\mathrm{OSC}}=4 \mathrm{MHz}$ | 33 | pF |
|  |  | $\mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}$ | 33 |  |


| Oscillator | Typical Crystal or Ceramic Resonators |  |  |  | $\begin{gathered} \mathrm{C}_{\mathrm{L} 1} \\ {[\mathrm{pF}]} \end{gathered}$ | $\begin{gathered} \mathrm{C}_{\mathrm{L} 2} \\ {[\mathrm{pF}]} \end{gathered}$ | $\left.{ }^{\mathrm{t}} \mathrm{SU(osc}\right)$ <br> [ms] ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Reference | Freq. | Characteristic ${ }^{\text {1) }}$ |  |  |  |
|  |  | CSB455E | 455 KHz | $\Delta \mathrm{f}_{\text {OSC }}=\left[ \pm 0.5 \mathrm{KHz} \mathrm{tolerance}, \pm 0.3 \%_{\text {tTa }}, \pm 0.5 \%_{\text {aging }}\right]$ | 220 | 220 |  |
|  |  | CSB1000J | 1 MHz | $\Delta \mathrm{f}_{\text {OSC }}=\left[ \pm 0.5 \mathrm{KHz} \mathrm{tolerance} \pm 0.3 \%_{\Delta \mathrm{Ta}}, \pm 0.5 \%_{\text {aging }}\right]$ | 100 | 100 |  |
|  |  | CSTCC2.00MG0H6 | 2MHz | $\Delta \mathrm{f}_{\text {OSC }}=\left[ \pm 0.5 \%_{\text {tolerance }}, \pm 0.5 \%_{\Delta \mathrm{T}}, \pm 0.3 \%_{\text {aging }}\right]$ | 47 | 47 |  |
|  |  | CSTCC4.00MG0H6 | 4 MHz | $\Delta \mathrm{f}_{\text {OSC }}=\left[ \pm 0.5 \%_{\text {tolerance }}, \pm 0.3 \%_{\Delta \mathrm{Ta}}, \pm 0.3 \%_{\text {aging }}\right]$ | 47 | 47 |  |
|  |  | CSTCC8.00MG | 8MHz | $\Delta \mathrm{f}_{\text {OSC }}=\left[ \pm 0.5 \% \%_{\text {tolerance }}, \pm 0.3 \%_{\Delta \mathrm{Ta}}, \pm 0.3 \%_{\text {aging }}\right]$ | 15 | 15 |  |

## Notes:

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
2. $\mathrm{t}_{\mathrm{SU}(\mathrm{OSC})}$ is the typical oscillator start-up time measured between $\mathrm{V}_{\mathrm{DD}}=2.8 \mathrm{~V}$ and the fetch of the first instruction (with a quick $V_{D D}$ ramp-up from 0 to $5 \mathrm{~V}(<50 \mu \mathrm{~s}$ ).
3. The oscillator selection can be optimized in terms of supply current using an high quality resonator with small $\mathrm{R}_{\mathrm{S}}$ value. Refer to crystal/ceramic resonator manufacturer for more details.

Figure 44. Typical Application with a Crystal or Ceramic Resonator


## CLOCK AND TIMING CHARACTERISTICS (Cont'd)

### 11.5.4 RC Oscillator

The ST6 internal clock can be supplied with an external RC oscillator. Depending on the $R_{\text {NET }}$ value, the accuracy of the frequency is about $20 \%$, so it may not be suitable for some applications.

| Symbol | Parameter |  | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {OSc }}$ | RC oscillator frequency ${ }^{1}$ ) | $\Lambda 0^{\circ} \mathscr{S}^{\circ 0} \ltimes \wedge \mathcal{S}^{\prime} \downarrow$ | $\begin{aligned} & \mathrm{R}_{\mathrm{NET}}=22 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{NET}}=47 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{NET}}=100 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{NET}}=220 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{NET}}=470 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 7.2 \\ & 5.1 \\ & 3.2 \\ & 1.8 \\ & 0.9 \end{aligned}$ | $\begin{gathered} \hline 8.6 \\ 5.7 \\ 3.4 \\ 1.9 \\ 0.95 \end{gathered}$ | $\begin{gathered} \hline 10 \\ 6.5 \\ 3.8 \\ 2 \\ 1.1 \end{gathered}$ | MHz |
|  |  | $\begin{aligned} & \overrightarrow{0} \\ & \dot{m} \\ & \dot{\theta} \\ & \dot{\theta} \\ & \stackrel{y}{3} \end{aligned}$ | $\begin{array}{\|l} \hline \mathrm{R}_{\mathrm{NET}}=22 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{NET}}=47 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{NET}}=100 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{NET}}=220 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{NET}}=470 \mathrm{k} \Omega \\ \hline \end{array}$ | $\begin{gathered} \hline 3.7 \\ 2.8 \\ 1.8 \\ 1 \\ 0.5 \end{gathered}$ | $\begin{gathered} \hline 4.3 \\ 3 \\ 1.9 \\ 1.1 \\ 0.55 \end{gathered}$ | $\begin{gathered} \hline 4.9 \\ 3.3 \\ 2 \\ 1.2 \\ 0.6 \end{gathered}$ |  |
| $\mathrm{R}_{\text {NET }}$ | RC Oscillator external resistor ${ }^{2)}$ |  | see Figure 46 \& Figure 47 | 22 |  | 870 | $\mathrm{k} \Omega$ |

## Notes:

1. Data based on characterization results, not tested in production. These measurements were done with the OSCin pin unconnected (only soldered on the PCB).
2. $\mathrm{R}_{\text {NET }}$ must have a positive temperature coefficient ( $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ), carbon resistors should therefore not be used.

Figure 45. Typical Application with RC Oscillator


## CLOCK AND TIMING CHARACTERISTICS (Cont'd)

Figure 46. Typical RC Oscillator frequency vs. $V_{D D}$


Figure 47. Typical RC Oscillator frequency vs. Temperature ( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ )

11.5.5 Oscillator Safeguard (OSG) and Low Frequency Auxiliary Oscillator (LFAO)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {LFAO }}$ | Low Frequency Auxiliary Oscillator Frequency ${ }^{1)}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 200 | 350 | 800 | kHz |
|  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 86 | 150 | 340 |  |
| $\mathrm{f}_{\text {OSG }}$ | Internal Frequency with OSG enabled | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | 4 |  |  | MHz |
|  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 2 |  |  |  |

Figure 48. Typical LFAO Frequencies
fosc [kHz]

## Note:

1. Data based on characterization results.

### 11.6 MEMORY CHARACTERISTICS

Subject to general operating conditions for $\mathrm{V}_{\mathrm{DD}}, \mathrm{f}_{\mathrm{OSC}}$, and $\mathrm{T}_{\mathrm{A}}$ unless otherwise specified.

### 11.6.1 RAM and Hardware Registers

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{RM}}$ | Data retention ${ }^{1)}$ |  | 0.7 |  |  | V |

### 11.6.2 EPROM Program Memory

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {ret }}$ | Data retention ${ }^{2)}$ | $\mathrm{T}_{\mathrm{A}}=+55^{\circ} \mathrm{C}^{3)}$ | 10 |  |  | years |

Figure 49. EPROM Retention Time vs. Temperature


## Notes:

1. Minimum $V_{D D}$ supply voltage without losing data stored in RAM (in STOP mode or under RESET) or in hardware registers (only in STOP mode). Guaranteed by construction, not tested in production.
2. Data based on reliability test results and monitored in production. For OTP devices, data retention and programmability must be guaranteed by a screening procedure. Refer to Application Note AN886.
3. The data retention time increases when the $T_{A}$ decreases, see Figure 49.

### 11.7 EMC CHARACTERISTICS

Susceptibility tests are performed on a sample basis during product characterization.

### 11.7.1 Functional EMS

(Electro Magnetic Susceptibility)
Based on a simple running application on the product (toggling 2 LEDs through I/O ports), the product is stressed by two electro magnetic events until a failure occurs (indicated by the LEDs).

- ESD: Electro-Static Discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to $V_{D D}$ and $V_{S S}$ through a 100 pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 1000-44 standard.
A device reset allows normal operations to be resumed.

| Symbol | Parameter | Conditions | Neg $^{1)}$ | Pos $^{1)}$ | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {FESD }}$ | Voltage limits to be applied on any I/O pin <br> to induce a functional disturbance | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}$ <br> conforms to IEC $1000-4-2$ | -2 | 2 |  |
| $\mathrm{~V}_{\text {FFTB }}$ | Fast transient voltage burst limits to be ap- <br> plied through 100pF on $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{DD}}$ pins <br> to induce a functional disturbance | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~T}_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}$ <br> conforms to IEC $1000-4-4$ | -2.5 | 3 | kV |

## Notes:

1. Data based on characterization results, not tested in production.
2. The suggested $10 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ decoupling capacitors on the power supply lines are proposed as a good price vs. EMC performance tradeoff. They have to be put as close as possible to the device power supply pins. Other EMC recommendations are given in other sections (I/Os, RESET, OSCx pin characteristics).

Figure 50. EMC Recommended Star Network Power Supply Connection ${ }^{2)}$


## EMC CHARACTERISTICS (Cont'd)

### 11.7.2 Absolute Electrical Sensitivity

Based on three different tests (ESD, LU and DLU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, refer to the AN1181 application note.

### 11.7.2.1 Electro-Static Discharge (ESD)

Electro-Static Discharges (3 positive then 3 negative pulses separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends of the number of supply pins of the device ( 3 parts* $(n+1$ ) supply pin). Two models are usually simulated: Human Body Model and Machine Model. This test conforms to the JESD22-A114A/A115A standard. See Figure 51 and the following test sequences.

## Human Body Model Test Sequence

$-C_{L}$ is loaded through $S 1$ by the HV pulse generator.

- S1 switches position from generator to $R$.
- A discharge from $C_{L}$ through $R$ (body resistance) to the ST6 occurs.
- S2 must be closed 10 to 100 ms after the pulse delivery period to ensure the ST6 is not left in charge state. S 2 must be opened at least 10 ms prior to the delivery of the next pulse.


## Machine Model Test Sequence

$-C_{L}$ is loaded through $S 1$ by the HV pulse generator.

- S1 switches position from generator to ST6.
- A discharge from $C_{L}$ to the ST6 occurs.
- S2 must be closed 10 to 100 ms after the pulse delivery period to ensure the ST6 is not left in charge state. S2 must be opened at least 10 ms prior to the delivery of the next pulse.
- R (machine resistance), in series with S2, ensures a slow discharge of the ST6.


## Absolute Maximum Ratings

| Symbol | Ratings | Conditions | Maximum value ${ }^{\text {1 }}$ | Unit |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {ESD(HBM })}$ | Electro-static discharge voltage <br> (Human Body Model) | $\mathrm{T}_{\mathrm{A}=+25^{\circ} \mathrm{C}}$ | 2000 | V |
| $\mathrm{~V}_{\mathrm{ESD}(\mathrm{MM})}$ | Electro-static discharge voltage <br> (Machine Model) | $\mathrm{T}_{\mathrm{A}=+25^{\circ} \mathrm{C}}$ | 200 |  |

## Notes:

1. Data based on characterization results, not tested in production.

Figure 51. Typical Equivalent ESD Circuits


## EMC CHARACTERISTICS (Cont'd)

### 11.7.2.2 Static and Dynamic Latch-Up

- LU: 3 complementary static tests are required on 10 parts to assess the latch-up performance. A supply overvoltage (applied to each power supply pin), a current injection (applied to each input, output and configurable I/O pin) and a power supply switch sequence are performed on each sample. This test conforms to the EIA/ JESD 78 IC latch-up standard. For more details, refer to the AN1181 application note.
- DLU: Electro-Static Discharges (one positive then one negative test) are applied to each pin of 3 samples when the micro is running to assess the latch-up performance in dynamic mode. Power supplies are set to the typical values, the oscillator is connected as near as possible to the pins of the micro and the component is put in reset mode. This test conforms to the IEC1000-4-2 and SAEJ1752/3 standards and is described in Figure 52. For more details, refer to the AN1181 application note.


## Electrical Sensitivities

| Symbol | Parameter | Conditions | Class $^{1)}$ |
| :---: | :--- | :--- | :---: |
| LU | Static latch-up class | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ | A |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=4 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | A |
| DLU | Dynamic latch-up class | A |  |

## Notes:

1. Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to Class A it exceeds the JEDEC standard. B Class strictly covers all the JEDEC criteria (international standard).
2. Schaffner NSG435 with a pointed test finger.

Figure 52. Simplified Diagram of the ESD Generator for DLU


## EMC CHARACTERISTICS (Cont'd)

### 11.7.3 ESD Pin Protection Strategy

To protect an integrated circuit against ElectroStatic Discharge the stress must be controlled to prevent degradation or destruction of the circuit elements. The stress generally affects the circuit elements which are connected to the pads but can also affect the internal devices when the supply pads receive the stress. The elements to be protected must not receive excessive current, voltage or heating within their structure.
An ESD network combines the different input and output ESD protections. This network works, by allowing safe discharge paths for the pins subjected to ESD stress. Two critical ESD stress cases are presented in Figure 53 and Figure 54 for standard pins.

## Standard Pin Protection

To protect the output structure the following elements are added:

- $A$ diode to $V_{D D}$ (3a) and a diode from $V_{S S}$ (3b)
- A protection device between $V_{D D}$ and $V_{S S}$ (4)

To protect the input structure the following elements are added:

- A resistor in series with the pad (1)
- $A$ diode to $V_{D D}(2 a)$ and a diode from $V_{S S}(2 b)$
- A protection device between $V_{D D}$ and $V_{S S}$ (4)

Figure 53. Positive Stress on a Standard Pad vs. $\mathbf{V}_{\text {SS }}$


Figure 54. Negative Stress on a Standard Pad vs. $V_{D D}$


### 11.8 I/O PORT PIN CHARACTERISTICS

### 11.8.1 General Characteristics

Subject to general operating conditions for $\mathrm{V}_{\mathrm{DD}}, \mathrm{f}_{\mathrm{OSC}}$, and $\mathrm{T}_{\mathrm{A}}$ unless otherwise specified.

| Symbol | Parameter | Conditions |  | Min | Typ ${ }^{1)}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input low level voltage ${ }^{2)}$ |  |  |  |  | $0.3 \mathrm{xV} \mathrm{V}_{\text {D }}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high level voltage ${ }^{2)}$ |  |  | 0.7 xV VD |  |  |  |
| $V_{\text {hys }}$ | Schmitt trigger voltage hysteresis ${ }^{3)}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 200 | 400 |  | mV |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |  | 200 | 400 |  |  |
| $\mathrm{I}_{\mathrm{L}}$ | Input leakage current | $\mathrm{V}_{\mathrm{SS}} \unlhd_{\mathrm{IN}} \unlhd_{\mathrm{DD}}$ <br> (no pull-up configured) |  |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{PU}}$ | Weak pull-up equivalent resistor ${ }^{4)}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 40 | 110 | 350 | $k \Omega$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 80 | 230 | 700 |  |
| $\mathrm{C}_{\text {IN }}$ | I/O input pin capacitance |  |  |  | 5 | 10 | pF |
| Cout | I/O output pin capacitance |  |  |  | 5 | 10 | pF |
| $\mathrm{t}_{\mathrm{f}(\mathrm{IO}) \text { out }}$ | Output high to low level fall time ${ }^{5)}$ | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & \text { Between } 10 \% \text { and } 90 \% \end{aligned}$ |  |  | 30 |  | ns |
| $\mathrm{t}_{\text {r(IO)out }}$ | Output low to high level rise time ${ }^{5}$ |  |  |  | 35 |  |  |
| $\mathrm{t}_{\mathrm{w}(\mathrm{IT}) \text { in }}$ | External interrupt pulse time ${ }^{6)}$ |  |  | 1 |  |  | ${ }^{\text {CPPU }}$ |

Figure 55. Typical R $\mathrm{R}_{\mathrm{PU}}$ vs. $\mathrm{V}_{\mathrm{DD}}$ with $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}$


## Notes:

1. Unless otherwise specified, typical data are based on $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$.
2. Data based on characterization results, not tested in production.
3. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.
4. The $R_{P U}$ pull-up equivalent resistor is based on a resistive transistor. This data is based on characterization results, not tested in production.
5. Data based on characterization results, not tested in production.
6. To generate an external interrupt, a minimum pulse width has to be applied on an I/O port pin configured as an external interrupt source.

Figure 56. Two typical Applications with unused I/O Pin

|  |  | UNUSED I/O PORT ST62XX |
| :---: | :---: | :---: |

## I/O PORT PIN CHARACTERISTICS (Cont'd)

### 11.8.2 Output Driving Current

Subject to general operating conditions for $\mathrm{V}_{\mathrm{DD}}, \mathrm{f}_{\mathrm{OSC}}$, and $\mathrm{T}_{\mathrm{A}}$ unless otherwise specified.

| Symbol | Parameter |  | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}{ }^{1)}$ | Output low level voltage for a standard I/O pin (see Figure 57 and Figure 60) | $\begin{aligned} & > \\ & \text { in } \\ & 0 \\ & 0 \\ & > \end{aligned}$ | $\mathrm{I}_{1 \mathrm{O}}=+10 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}} \mathrm{S}^{2} 5^{\circ} \mathrm{C}$ |  | 0.1 | V |
|  |  |  | $\mathrm{I}_{1 \mathrm{O}}=+3 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}} \mathrm{S}^{2} 25^{\circ} \mathrm{C}$ |  | 0.8 |  |
|  |  |  | $\mathrm{l}_{1 \mathrm{O}}=+5 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}} 85^{\circ} \mathrm{C}$ |  | 0.8 |  |
|  |  |  | $\mathrm{I}_{10}=+10 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}} 85^{\circ} \mathrm{C}$ |  | 1.2 |  |
|  | Output low level voltage for a high sink I/O pin (see Figure 58 and Figure 61) |  | $\mathrm{I}_{1 \mathrm{O}}=+10 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}} \mathrm{S}^{2} 5^{\circ} \mathrm{C}$ |  | 0.1 |  |
|  |  |  | $\mathrm{I}_{\mathrm{IO}}=+7 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}} \mathrm{S}^{2} 5^{\circ} \mathrm{C}$ |  | 0.8 |  |
|  |  |  | $\mathrm{I}_{1 \mathrm{O}}=+10 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}} 85^{\circ} \mathrm{C}$ |  | 0.8 |  |
|  |  |  | $\mathrm{I}_{1 \mathrm{O}}=+15 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}} \mathrm{S} 25^{\circ} \mathrm{C}$ |  | 1.3 |  |
|  |  |  | $\mathrm{I}_{10}=+20 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}} 85^{\circ} \mathrm{C}$ |  | 1.3 |  |
|  |  |  | $\mathrm{I}_{10}=+30 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}} 85^{\circ} \mathrm{C}$ |  | 2 |  |
| $\mathrm{V}_{\mathrm{OH}}{ }^{2}$ | Output high level voltage for an I/O pin (see Figure 59 and Figure 62) |  | $\mathrm{I}_{10}=-10 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}} \mathrm{y}^{2} 25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\text {DD }}{ }^{-0.1}$ |  |  |
|  |  |  | $\mathrm{I}_{\mathrm{IO}}=-3 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}{ }^{4} 25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\text {DD }} \mathrm{V}^{1.5}$ |  |  |
|  |  |  | $\mathrm{I}_{10}=-5 \mathrm{~mA}, \mathrm{~T}_{A} 85^{\circ} \mathrm{C}$ | $\mathrm{V}_{\text {DD }}{ }^{-1.5}$ |  |  |

## Notes:

1. The $\mathrm{l}_{\mathrm{IO}}$ current sunk must always respect the absolute maximum rating specified in Section 11.2.2 and the sum of $\mathrm{l}_{\mathrm{IO}}$ (I/O ports and control pins) must not exceed IVss.
2. The $I_{1 O}$ current source must always respect the absolute maximum rating specified in Section 11.2.2 and the sum of $\mathrm{I}_{\mathrm{IO}}$ (I/O ports and control pins) must not exceed $\mathrm{I}_{\mathrm{VDD}}$. True open drain I/O pins does not have $\mathrm{V}_{\mathrm{OH}}$.

Figure 57. Typical $\mathrm{V}_{\mathrm{OL}}$ at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ (standard)


Figure 58. Typical $\mathrm{V}_{\mathrm{OL}}$ at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ (high-sink)


## I/O PORT PIN CHARACTERISTICS (Cont'd)

Figure 59. Typical $\mathrm{V}_{\mathrm{OH}}$ at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$


Figure 60. Typical $\mathrm{V}_{\mathrm{OL}}$ vs $\mathrm{V}_{\mathrm{DD}}$ (standard I/Os)


Figure 61. Typical $\mathrm{V}_{\mathrm{OL}}$ vs $\mathrm{V}_{\mathrm{DD}}$ (high-sink I/Os)


I/O PORT PIN CHARACTERISTICS (Cont'd)
Figure 62. Typical $\mathrm{V}_{\mathrm{OH}}$ vs $\mathrm{V}_{\mathrm{DD}}$


### 11.9 CONTROL PIN CHARACTERISTICS

### 11.9.1 Asynchronous RESET Pin

Subject to general operating conditions for $\mathrm{V}_{\mathrm{DD}}, \mathrm{f}_{\mathrm{OSC}}$, and $\mathrm{T}_{\mathrm{A}}$ unless otherwise specified.

| Symbol | Parameter | Conditions |  | Min | Typ ${ }^{1)}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input low level voltage ${ }^{2)}$ |  |  |  |  | $0.3 x V_{\text {DD }}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high level voltage ${ }^{2)}$ |  |  | 0.7 xV VD |  |  |  |
| $\mathrm{V}_{\text {hys }}$ | Schmitt trigger voltage hysteresis ${ }^{3)}$ |  |  | 200 | 400 |  | mV |
| $\mathrm{R}_{\mathrm{ON}}$ | Weak pull-up equivalent resistor ${ }^{4}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 150 | 350 | 900 | $\mathrm{k} \Omega$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 300 | 730 | 1900 |  |
| $\mathrm{R}_{\text {ESD }}$ | ESD resistor protection | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 2.8 |  | $\mathrm{k} \Omega$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |  |  |  |  |
| $\mathrm{t}_{\mathrm{w} \text { (RSTL)out }}$ | Generated reset pulse duration | External pin or internal reset sources |  |  |  |  | $\mathrm{t}_{\mathrm{CPU}}$ $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{h} \text { (RSTL) }}$ in | External reset pulse hold time ${ }^{5}$ |  |  |  |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{g} \text { (RSTL) } \mathrm{in}}$ | Filtered glitch duration ${ }^{6}$ |  |  |  |  |  | ns |

## Notes:

1. Unless otherwise specified, typical data are based on $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$.
2. Data based on characterization results, not tested in production.
3. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.
4. The $R_{O N}$ pull-up equivalent resistor is based on a resistive transistor. This data is based on characterization results, not tested in production.
5. All short pulse applied on RESET pin with a duration below $t_{h(R S T L)}$ in can be ignored.
6. The reset network protects the device against parasitic resets, especially in a noisy environment.
7. The output of the external reset circuit must have an open-drain output to drive the ST6 reset pad. Otherwise the device can be damaged when the ST6 generates an internal reset (LVD or watchdog).
Figure 63. Typical $\mathrm{R}_{\mathrm{ON}}$ vs $\mathrm{V}_{\mathrm{DD}}$ with $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}$


## CONTROL PIN CHARACTERISTICS (Cont'd)

Figure 64. Typical Application with RESET pin ${ }^{8)}$


### 11.9.2 NMI Pin

Subject to general operating conditions for $\mathrm{V}_{\mathrm{DD}}, \mathrm{f}_{\mathrm{OSC}}$, and $\mathrm{T}_{\mathrm{A}}$ unless otherwise specified.

| Symbol | Parameter | Conditions |  | Min | Typ ${ }^{1)}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input low level voltage ${ }^{2)}$ |  |  |  |  | $0.3 \mathrm{x} \mathrm{V}_{\mathrm{DD}}$ | v |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high level voltage ${ }^{2)}$ |  |  | $0.7 \mathrm{x} \mathrm{V}_{\mathrm{DD}}$ |  |  |  |
| $\mathrm{V}_{\text {hys }}$ | Schmitt trigger voltage hysteresis ${ }^{3)}$ |  |  | 200 | 400 |  | mV |
| $\mathrm{R}_{\text {pull-up }}$ | Weak pull-up equivalent resistor ${ }^{4}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 40 | 100 | 350 | $\mathrm{k} \Omega$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 80 | 200 | 700 |  |

## Notes:

1. Unless otherwise specified, typical data are based on $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$.
2. Data based on characterization results, not tested in production.
3. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.
4. The $\mathrm{R}_{\text {pull-up }}$ equivalent resistor is based on a resistive transistor. This data is based on characterization results, not tested in production.

Figure 65. Typical $R_{\text {pull-up }}$ vs. $V_{\text {DD }}$ with $V_{I N}=V_{S S}$


## CONTROL PIN CHARACTERISTICS (Cont'd)

### 11.10 TIMER PERIPHERAL CHARACTERISTICS

Subject to general operating conditions for $\mathrm{V}_{\mathrm{DD}}$, $\mathrm{f}_{\mathrm{OSC}}$, and $\mathrm{T}_{\mathrm{A}}$ unless otherwise specified.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (TIMER).

### 11.10.1 Watchdog Timer

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w} \text { (WDG) }}$ | Watchdog time-out duration |  | 3,072 |  | 196,608 | $\mathrm{t}_{\mathrm{INT}}$ |
|  |  | $\mathrm{f}_{\mathrm{CPU}}=4 \mathrm{MHz}$ | 0.768 |  | 49.152 | ms |
|  |  | 0.384 |  | 24.576 | ms |  |

### 11.10.2 8-Bit Timer

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{EXT}}$ | Timer external clock frequency |  | 0 |  | $\mathrm{f}_{\mathrm{INT}} / 4$ | MHz |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse width at TIMER pin | VDD $>4.5 \mathrm{~V}$ | 125 |  |  | ns |
|  |  | VDD $=3 \mathrm{~V}$ | 1 |  |  | $\mu \mathrm{~s}$ |

### 11.11 8-BIT ADC CHARACTERISTICS

Subject to general operating conditions for $\mathrm{V}_{\mathrm{DD}}, \mathrm{f}_{\mathrm{OSC}}$, and $\mathrm{T}_{\mathrm{A}}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ ${ }^{1)}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {OSC }}$ | Clock frequency |  | 1.2 |  | $\mathrm{f}_{\mathrm{OSC}}$ | MHz |
| $\mathrm{V}_{\text {AIN }}$ | Conversion range voltage ${ }^{2)}$ |  | $\mathrm{V}_{\text {SS }}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{R}_{\text {AIN }}$ | External input resistor |  |  |  | $10^{3)}$ | k $\Omega$ |
| $\mathrm{t}_{\text {ADC }}$ | Total convertion time | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{OSC}}=4 \mathrm{MHz} \end{aligned}$ | $\begin{gathered} \hline 70 \\ 140 \end{gathered}$ |  |  | $\mu \mathrm{s}$ |
| $t_{\text {StAB }}$ | Stabilization time ${ }^{4)}$ |  |  | 2 | 4 | $\mathrm{t}_{\mathrm{CPU}}$ |
|  |  | $\mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}$ |  | 3.25 | 6.5 | $\mu \mathrm{s}$ |
| $A D_{1}$ | Analog input current during conversion |  |  |  | 1.0 | $\mu \mathrm{A}$ |
| $\mathrm{AC}_{\text {IN }}$ | Analog input capacitance |  |  | 2 | 5 | pF |

## Notes:

1. Unless otherwise specified, typical data are based on $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$.
2. The $A D C$ refers to $V_{D D}$ and $V_{S S}$.
3. Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than 10k $\Omega$ ). Data based on characterization results, not tested in production.
4. As a stabilization time for the AD converter is required, the first conversion after the enable can be wrong.

Figure 66. Typical Application with ADC


Note: ADC not present on some devices. See device summary on page 1.

## 8-BIT ADC CHARACTERISTICS (Cont'd)

## ADC Accuracy

| Symbol | Parameter | Conditions | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IE}_{\mathrm{T}} \mid$ | Total unadjusted error ${ }^{1)}$ | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}^{2)} \\ \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz} \end{gathered}$ |  | 1.2 | $\pm 2$, fosc $>1.2 \mathrm{MHz}$ <br> $\pm 4, \mathrm{fosc}>32 \mathrm{KHz}$ | LSB |
| $\mathrm{E}_{\mathrm{O}}$ | Offset error ${ }^{1)}$ |  |  | 0.72 |  |  |
| $\mathrm{E}_{\mathrm{G}}$ | Gain Error ${ }^{1)}$ |  |  | -0.31 |  |  |
| $\left\|E_{D}\right\|$ | Differential linearity error ${ }^{1)}$ |  |  | 0.54 |  |  |
| $\left\|E_{L}\right\|$ | Integral linearity error ${ }^{1)}$ |  |  |  |  |  |

## Notes:

1. Negative injection disturbs the analog performance of the device. In particular, it induces leakage currents throughout the device including the analog inputs. To avoid undesirable effects on the analog functions, care must be taken:

- Analog input pins must have a negative injection less than 1 mA (assuming that the impedance of the analog voltage is lower than the specified limits).
- Pure digital pins must have a negative injection less than 1 mA . In addition, it is recommended to inject the current as far as possible from the analog input pins.

2. Data based on characterization results over the whole temperature range, monitored in production.

Figure 67. ADC Accuracy Characteristics


Note: ADC not present on some devices. See device summary on page 1.

## 12 GENERAL INFORMATION

### 12.1 PACKAGE MECHANICAL DATA

Figure 68. 16-Pin Plastic Small Outline Package, 300-mil Width


Figure 69. 16-Pin Plastic Shrink Small Outline Package


## PACKAGE MECHANICAL DATA (Cont'd)

Figure 70. 16-Pin Ceramic Side-Brazed Dual In-Line Package


CDIP16W

| Dim. | mm |  |  | inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  | 3.78 |  |  | 0.149 |
| A1 | 0.38 |  |  | 0.015 |  |  |
| B | 0.36 | 0.46 | 0.56 | 0.014 | 0.018 | 0.022 |
| B1 | 1.14 | 1.37 | 1.78 | 0.045 | 0.054 | 0.070 |
| C | 0.20 | 0.25 | 0.36 | 0.008 | 0.010 | 0.014 |
| D | 19.86 | 20.32 | 20.78 | 0.782 | 0.800 | 0.818 |
| D1 |  | 17.78 |  |  | 0.700 |  |
| E1 | 7.04 | 7.49 | 7.95 | 0.277 | 0.295 | 0.313 |
| e |  | 2.54 |  |  | 0.100 |  |
| G | 6.35 | 6.60 | 6.86 | 0.250 | 0.260 | 0.270 |
| G1 | 9.47 | 9.73 | 9.98 | 0.373 | 0.383 | 0.393 |
| G2 |  | 1.02 |  |  | 0.040 |  |
| L | 2.92 | 3.30 | 3.81 | 0.115 | 0.130 | 0.150 |
| S |  | 1.27 |  |  | 0.050 |  |
| Ø |  | 4.22 |  |  | 0.166 |  |
|  | Number of Pins |  |  |  |  |  |
| N |  |  |  |  |  |  |

### 12.2 THERMAL CHARACTERISTICS

| Symbol | Ratings | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{R}_{\text {thJA }}$ | Package thermal resistance (junction to ambient) |  |  |
|  | SO16 |  |  |
|  | SSOP16 | 90 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation ${ }^{1)}$ | 125 |  |
| $\mathrm{~T}_{\mathrm{Jmax}}$ | Maximum junction temperature ${ }^{2)}$ | 500 | mW |

## Notes:

1. The power dissipation is obtained from the formula $\mathrm{P}_{\mathrm{D}}=\mathrm{P}_{\text {INT }}+\mathrm{P}_{\text {PORT }}$ where $\mathrm{P}_{\text {INT }}$ is the chip internal power ( $\mathrm{I}_{D D} \times \mathrm{V}_{D D}$ ) and $\mathrm{P}_{\text {PORT }}$ is the port power dissipation determined by the user.
2. The average chip-junction temperature can be obtained from the formula $T_{J}=T_{A}+P_{D} \times$ RthJA.

### 12.3 SOLDERING INFORMATION

In accordance with the RoHS European directive, all STMicroelectronics packages have been converted to lead-free technology, named ECOPACK ${ }^{\oplus}$.

- ECOPACK ${ }^{\circledR}$ packages are qualified according to the JEDEC STD-020B compliant soldering profile.
- Detailed information on the STMicroelectronics ECOPACK ${ }^{\ominus}$ transition program is available on www.st.com/stonline/leadfree/, with specific technical application notes covering the main technical aspects related to lead-free conversion (AN2033, AN2034, AN2035, AN2036).


## Compatibility

ECOPACK ${ }^{\circledR}$ LQFP packages are fully compatible with lead ( Pb ) containing soldering process (see application note AN2034).

Table 21. Soldering Compatibility (Wave and Reflow Soldering Process)

| Package | Plating Material Devices | Pb Solder Paste | Pb-free Solder Paste |
| :--- | :--- | :---: | :---: |
| SO16 | NiPdAu (Nickel-Palladium-Gold) | Yes | Yes |
| SSOP16 | Sn (pure Tin) | Yes | Yes |

12.4 PACKAGE/SOCKET FOOTPRINT PROPOSAL

Table 22. Suggested List of SO16 Socket Types

| Package / Probe | Adaptor / Socket Reference | Same <br> Footprint | Socket Type |
| :--- | :--- | :---: | :--- |
|  | ENPLAS OTS-16-1.27-04 |  | Open Top |
|  | YAMAICHI IC51-347.KS-7704 | X | SMD to DIP |
| EMU PROBE | Adapter from SO16 to DIP16 footprint <br> (delivered with emulator) | X | Open Top |
|  | Logical Systems PA16SO1-08H-6 |  |  |

Table 23. Suggested List of SSOP16 Socket Types

| Package / Probe | Adaptor / Socket Reference | Same <br> Footprint | Socket Type |
| :--- | :--- | :---: | :--- |
| SSOP16 | ENPLAS $\quad$ OTS-16-0.65-01 |  | Open Top |
| EMU PROBE | Adapter from SSOP16 to DIP16 footprint <br> (sales type: ST626X-P/SSOP16) | $X$ | SMD to DIP |
| Programming <br> Adapter | Logical Systems PA16SS-OT-6 | $X$ | Open Top |

### 12.5 ORDERING INFORMATION

The following section deals with the procedure for transfer of customer codes to STMicroelectronics
and also details the ST6 factory coded device type.

Figure 71. ST6 Factory Coded Device Types


### 12.6 TRANSFER OF CUSTOMER CODE

Customer code is made up of the ROM contents and the list of the selected FASTROM options. The ROM contents are to be sent on diskette, or by electronic means, with the hexadecimal file generated by the development tool. All unused bytes must be set to FFh.
The selected options are communicated to STMicroelectronics using the correctly filled OPTION LIST appended. See page 92.
The STMicroelectronics Sales Organization will be pleased to provide detailed information on contractual points.
Listing Generation and Verification. When STMicroelectronics receives the user's ROM contents, a computer listing is generated from it. This listing refers exactly to the ROM contents and options which will be used to produce the specified MCU. The listing is then returned to the customer who must thoroughly check, complete, sign and return it to STMicroelectronics. The signed listing forms a part of the contractual agreement for the production of the specific customer MCU.

### 12.6.1 FASTROM version

The ST62P00C, P01C and P03C are the Factory Advanced Service Technique ROM (FASTROM) versions of ST62T00C, T01 and T03C OTP devices.
They offer the same functionality as OTP devices, but they do not have to be programmed by the customer. The customer code must be sent to STMicroelectronics in the same way as for ROM devices. The FASTROM option list has the same options as defined in the programmable option byte of the OTP version. It also offers an identifier option. If this option is enabled, each FASTROM device is programmed with a unique 5-byte number which is mapped at addresses 0F9Bh0F9Fh. The user must therefore leave these bytes blanked.
The identification number is structured as follows:

| 0F9Bh | T0 |
| :---: | :---: |
| 0F9Ch | T1 |
| 0F9Dh | T2 |
| 0F9Eh | T3 |
| 0F9Fh | Test ID |

with T0, T1, T2, T3 = time in seconds since 01/01/ 1970 and Test ID = Tester Identifier.

## TRANSFER OF CUSTOMER CODE (Cont'd)

### 12.6.2 ROM VERSION

The ST6200C, 01C and 03C are mask programmed ROM version of ST62T00C, T01 and T03C OTP devices.
They offer the same functionality as OTP devices, selecting as ROM options the options defined in the programmable option byte of the OTP version.

Figure 72. Programming Circuit


Note: ZPD15 is used for overvoltage protection

ROM Readout Protection. If the ROM READOUT PROTECTION option is selected, a protection fuse can be blown to prevent any access to the program memory content.
In case the user wants to blow this fuse, high voltage must be applied on the $\mathrm{V}_{\mathrm{PP}}$ pin.

Figure 73. Programming wave form


## TRANSFER OF CUSTOMER CODE (Cont'd)

## ST6200C/01C/03C/P00C/P01C/P03C MICROCONTROLLER OPTION LIST

Customer:
Address:

Contact:
Phone:
Reference:
STMicroelectronics references:

Device

| [ ] ST6200C (1 KB) | [ ] ST62P00C (1 KB) |
| :--- | :--- |
| [ ] ST6201C $(2 \mathrm{~KB})$ | [ S ST62P01C $(2 \mathrm{~KB})$ |
| [ ] ST6203C $(1 \mathrm{~KB})$ | [ ] ST62P03C $(1 \mathrm{~KB})$ |

Package:
Conditioning option:
1 Small Outline Plastic with conditioning
] Shrink Small Outline Plastic with conditioning
[ 1 Standard (Tube)
[ ] Tape \& Reel
Temperature Range:
[] $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
[] $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Marking:
] Standard marking
[ ] Special marking (ROM only):
SO16 (6 char. max): $\qquad$
SSOP16 (10 char. max): $\qquad$
Authorized characters are letters, digits, '.', '-', '/' and spaces only.

Oscillator Safeguard:
Watchdog Selection:
NMI pull-up:
Oscillator Selection:
[] Enabled
[] Software Activation
[ ] Hardware Activation
[] Enabled [] Disabled
[ ] Quartz crystal / Ceramic resonator
[] RC network
FASTROM:
[] Enabled [] Disabled
ROM:
[] Enabled:
[ ] Fuse is blown by STMicroelectronics
[] Fuse can be blown by the customer
[] Disabled
Low Voltage Detector:
External STOP Mode Control:
Identifier (FASTROM only):
[] Enabled
[ ] Enabled
[ ] Enabled
[] Disabled
[ ] Disabled
[] Disabled

## Comments:

Oscillator Frequency in the application:
Supply Operating Range in the application:
Notes:
Date:
Signature:

## 13 DEVELOPMENT TOOLS

STMicroelectronics offers a range of hardware and software development tools for the ST6 microcontroller family. Full details of tools available for the ST6 from third party manufacturers can be ob-
tain from the STMicroelectronics Internet site:
$\rightarrow$ http://www.st.com.

Table 24. Dedicated Third Parties Development Tools

| Third Party ${ }^{1)}$ | Designation | ST Sales Type |
| :---: | :---: | :---: |
| ACTUM | ST-REALIZER II: Graphical Schematic based Development available from STMicroelectronics. | STREALIZER-II |
| CEIBO | Low cost emulator available from CEIBO. |  |
| RAISONANCE | This tool includes in the same environment: an assembler, linker, C compiler, debugger and simulator. The assembler package (plus limited C compiler) is free and can be downloaded from raisonance web site. The full version is available both from STMicroelectronics and Raisonance. | ST6RAIS-SWC/PC |
|  | High end emulator available from SOFTEC. |  |
| SOFTEC | Gang programmer available from SOFTEC. |  |
| ADVANCED EQUIPMENT | Single and gang programmers |  |
| ADVANCED TRANSDATA |  |  |
| BP MICROSYSTEMS |  |  |
| DATA I/O |  |  |
| DATAMAN |  |  |
| EE TOOLS |  |  |
| ELNEC |  |  |
| HI-LO SYSTEMS |  |  |
| ICE TECHNOLOGY |  |  |
| LEAP |  |  |
| LLOYD RESEARCH |  |  |
| LOGICAL DEVICES |  |  |
| MQP ELECTRONICS |  |  |
| NEEDHAMS ELECTRONICS |  |  |
| STAG PROGRAMMERS |  |  |
| SYSTEM GENERAL CORP |  |  |
| TRIBAL MICROSYSTEMS |  |  |
| XELTEK |  |  |

Note 1: For latest information on third party tools, please visit our Internet site: $\mathrm{m} \rightarrow \mathrm{http}: / / \mathrm{www} . \mathrm{st} . c o m$.

## DEVELOPMENT TOOLS (Cont'd)

STMicroelectronics Tools
Four types of development tool are offered by ST, all of them connect to a PC via a parallel or serial port: see Table 25 and Table 26 for more details.

Table 25. STMicroelectronics Tool Features

|  | Emulation Type | Programming Capability | Software Included |
| :--- | :--- | :--- | :--- |
| ST6 Starter Kit | Device simulation (limited <br> emulation as interrupts are <br> not supported) | Yes (DIP packages only) | MCU CD ROM with: <br> - Rkit-ST6 from Raisonance <br> ST6 Assembly toolchain |
| ST6 HDS2 Emulator | In-circuit powerful emula- <br> tion features including <br> trace/ logic analyzer | No | - WGDB6 powerful Source Level <br> Debugger for Win 3.1, Win 95 <br> and NT |
| ST6 EPROM <br> Programmer Board | No | Yes (All packages except <br> SSOP) | Various software demo ver- <br> sions. <br> Windows Programming Tools <br> for Win 3.1, Win 95 and NT |

Table 26. Dedicated STMicroelectronics Development Tools

| Supported Products | ST6 Starter Kit | ST6 HDS2 Emulator | ST6 Programming Board |
| :---: | :---: | :---: | :---: |
| ST6200C, 001C and 003C | ST622XC-KIT | Complete: <br> ST62GP-EMU2 <br> Dedication board: <br> ST62GP-DBE | ST62E2XC-EPB |

## 14 SUMMARY OF CHANGES

Description of the changes between the current release of the specification and the previous one.

| Revision | Main Changes | Date |
| :---: | :--- | :---: |
|  | Document created from the ST6200C/ST6201C/ST6203C, version 3.3, released October <br> 2003. <br> Differences between version 3.3 and current automotive version 1 are as follows: <br> Automotive root part numbers, ST6200CM-Auto, ST6201CM-Auto and ST6203CM-Auto, <br> created on page 1 <br> Root part numbers modified in "Device Summary" on page 1 <br> PDIP16 package removed from page 1, "PACKAGE MECHANICAL DATA" on page 86 <br> and from "THERMAL CHARACTERISTICS" on page 87 <br> Removed "SOLDERING AND GLUEABILITY INFORMATION" and added Section 12.3 <br> "SOLDERING INFORMATION" on page 88 <br> Removed table "Suggested List of DIP16 Socket Types" on page 88 <br> Updated Figure 71.ST6 Factory Coded Device Types on page 89 for automotive package <br> types and temperature ranges. Added ECOPACK® <br> Updated "ST6200C/01C/03C/P00C/P01C/P03C MICROCONTROLLER OPTION LIST" <br> on page 92 for root part numbers, temperature ranges and package types <br> Removed all references to web sites in Table 24, "Dedicated Third Parties Development <br> Tools," on page 93 <br> Removed table "ST6 APPLICATION NOTES" | 18-Sep-2007 |

## 15 TO GET MORE INFORMATION

To get the latest information on this product please use the STMicroelectronics web server.
$\rightarrow$ http://www.st.com/

## Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
© 9/18/07 STMicroelectronics - All rights reserved

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com

