
# INTEGRATED CIRCUITS



Product specification Supersedes data of 1997 Feb 07 File under Integrated Circuits, IC02 1999 Jan 06



HILIP

# TDA8763A

### FEATURES

- 10-bit resolution
- Sampling rate up to 50 MHz
- DC sampling allowed
- One clock cycle conversion only
- High signal-to-noise ratio over a large analog input frequency range (9.4 effective bits at 4.43 MHz full-scale input at  $f_{clk}$  = 40 MHz)
- No missing codes guaranteed
- In-Range (IR) CMOS output
- · Levels TTL and CMOS compatible digital inputs
- 3 to 5 V CMOS digital outputs
- Low-level AC clock input signal allowed
- External reference voltage regulator
- Power dissipation only 175 mW (typical)
- Low analog input capacitance, no buffer amplifier required
- No sample-and-hold circuit required.

### APPLICATIONS

High-speed analog-to-digital conversion for:

- Video data digitizing
- Radar pulse analysis
- Transient signal analysis
- High energy physics research
- $\Sigma\Delta$  modulators
- Medical imaging.

### **GENERAL DESCRIPTION**

The TDA8763A is a 10-bit high-speed low-power analog-to-digital converter (ADC) for professional video and other applications. It converts the analog input signal into 10-bit binary-coded digital words at a maximum sampling rate of 50 MHz. All digital inputs and outputs are TTL and CMOS compatible, although a low-level sine wave clock input signal is allowed.

The device requires an external source to drive its reference ladder. If the application requires that the reference is driven via internal sources the recommendation is to use the TDA8763.

### **ORDERING INFORMATION**

TYPE NUMBER		SAMPLING		
ITPE NUMBER	NAME	DESCRIPTION	VERSION	FREQUENCY (MHz)
TDA8763AM/3	SSOP28		SOT341-1	30
TDA8763AM/4	SSOP28	plastic shrink small outline package; 28 leads; body width 5.3 mm	SOT341-1	40
TDA8763AM/5	SSOP28		SOT341-1	50


# TDA8763A

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>CCA</sub>	analog supply voltage		4.75	5.0	5.25	V
V <sub>CCD</sub>	digital supply voltage		4.75	5.0	5.25	V
V <sub>CCO</sub>	output stages supply voltage		3.0	3.3	5.25	V
I <sub>CCA</sub>	analog supply current		-	18	24	mA
I <sub>CCD</sub>	digital supply current		-	16	21	mA
I <sub>CCO</sub>	output stages supply current	f <sub>clk</sub> = 40 MHz; ramp input	-	1	2	mA
INL	integral non-linearity	f <sub>clk</sub> = 40 MHz; ramp input	-	±0.8	±2.0	LSB
DNL	differential non-linearity	f <sub>clk</sub> = 40 MHz; ramp input	-	±0.5	±0.9	LSB
f <sub>clk(max)</sub>	maximum clock frequency					
	TDA8763AM/3		30	-	-	MHz
	TDA8763AM/4		40	-	-	MHz
	TDA8763AM/5		50	-	-	MHz
P <sub>tot</sub>	total power dissipation	f <sub>clk</sub> = 40 MHz; ramp input	-	175	247	mW

# TDA8763A


### **BLOCK DIAGRAM**



# TDA8763A

### PINNING

SYMBOL	PIN	DESCRIPTION
CLK	1	clock input
TC	2	twos complement input (active LOW)
V <sub>CCA</sub>	3	analog supply voltage (+5 V)
AGND	4	analog ground
n.c.	5	not connected
$V_{RB}$	6	reference voltage BOTTOM input
V <sub>RM</sub>	7	reference voltage MIDDLE input
VI	8	analog input voltage
V <sub>RT</sub>	9	reference voltage TOP input
ŌĒ	10	output enable input (CMOS level input, active LOW)
V <sub>CCD2</sub>	11	digital supply voltage 2 (+5 V)
DGND2	12	digital ground 2
V <sub>CCO</sub>	13	supply voltage for output stages (3 to 5 V)
OGND	14	output ground
n.c.	15	not connected
D0	16	data output; bit 0 (LSB)
D1	17	data output; bit 1
D2	18	data output; bit 2
D3	19	data output; bit 3
D4	20	data output; bit 4
D5	21	data output; bit 5
D6	22	data output; bit 6
D7	23	data output; bit 7
D8	24	data output; bit 8
D9	25	data output; bit 9 (MSB)
IR	26	in range data output
DGND1	27	digital ground 1
V <sub>CCD1</sub>	28	digital supply voltage 1 (+5 V)



### TDA8763A

### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CCA</sub>	analog supply voltage	note 1	-0.3	+7.0	V
V <sub>CCD</sub>	digital supply voltage	note 1	-0.3	+7.0	V
V <sub>CCO</sub>	output stages supply voltage	note 1	-0.3	+7.0	V
$\Delta V_{CC}$	supply voltage difference				
	V <sub>CCA</sub> – V <sub>CCD</sub>		-1.0	+1.0	V
	V <sub>CCA</sub> – V <sub>CCO</sub>		-1.0	+4.0	V
	V <sub>CCD</sub> – V <sub>CCO</sub>		-1.0	+4.0	V
VI	input voltage	referenced to AGND	-0.3	+7.0	V
V <sub>i(sw)(p-p)</sub>	AC input voltage for switching (peak-to-peak value)	referenced to DGND	-	V <sub>CCD</sub>	V
I <sub>O</sub>	output current		-	10	mA
T <sub>stg</sub>	storage temperature		-55	+150	°C
T <sub>amb</sub>	operating ambient temperature		-40	+85	°C
Tj	junction temperature		-	150	°C

#### Note

1. The supply voltages V<sub>CCA</sub>, V<sub>CCD</sub> and V<sub>CCO</sub> may have any value between –0.3 V and +7.0 V provided that the supply voltage differences  $\Delta V_{CC}$  are respected.

### HANDLING

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air	110	K/W

### TDA8763A

### CHARACTERISTICS

 $V_{CCA} = V_3 \text{ to } V_4 = 4.75 \text{ to } 5.25 \text{ V}; V_{CCD} = V_{11} \text{ to } V_{12} \text{ and } V_{28} \text{ to } V_{27} = 4.75 \text{ to } 5.25 \text{ V}; V_{CCO} = V_{13} \text{ to } V_{14} = 3.0 \text{ to } 5.25 \text{ V}; AGND \text{ and DGND shorted together; } T_{amb} = 0 \text{ to } +70 \text{ }^{\circ}\text{C}; \text{ typical values measured at } V_{CCA} = V_{CCD} = 5 \text{ V} \text{ and } V_{CCO} = 3.3 \text{ V}; V_{i(p-p)} = 2.0 \text{ V}; C_L = 15 \text{ pF and } T_{amb} = 25 \text{ }^{\circ}\text{C}; \text{ unless otherwise specified.}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply	•		•			
V <sub>CCA</sub>	analog supply voltage		4.75	5.0	5.25	V
V <sub>CCD1</sub>	digital supply voltage 1		4.75	5.0	5.25	V
V <sub>CCD2</sub>	digital supply voltage 2		4.75	5.0	5.25	V
V <sub>CCO</sub>	output stages supply voltage		3.0	3.3	5.25	V
$\Delta V_{CC}$	supply voltage difference					
	V <sub>CCA</sub> – V <sub>CCD</sub>		-0.20	_	+0.20	V
	V <sub>CCA</sub> – V <sub>CCO</sub>		-0.20	-	+2.25	V
	V <sub>CCD</sub> – V <sub>CCO</sub>		-0.20	-	+2.25	V
I <sub>CCA</sub>	analog supply current		_	18	24	mA
I <sub>CCD</sub>	digital supply current		-	16	21	mA
I <sub>CCO</sub>	output stages supply current	f <sub>clk</sub> = 40 MHz; ramp input	-	1	2	mA
Inputs			•	·	•	
	JT CLK (REFERENCED TO DGND);	note 1				
V <sub>IL</sub>	LOW-level input voltage		0	_	0.8	V
V <sub>IH</sub>	HIGH-level input voltage		2.0	_	V <sub>CCD</sub>	V
 I <sub>IL</sub>	LOW-level input current	V <sub>clk</sub> = 0.8 V	-1	0	+1	μA
 I <sub>IH</sub>	HIGH-level input current	V <sub>clk</sub> = 2.0 V	_	2	10	μA
Z <sub>i</sub>	input impedance	f <sub>clk</sub> = 40 MHz	_	2	_	kΩ
Ci	input capacitance		_	2	_	pF
INPUTS OE	AND TC (REFERENCED TO DGND)	); see Table 2		1		
VIL	LOW-level input voltage		0	-	0.8	V
V <sub>IH</sub>	HIGH-level input voltage		2.0	_	V <sub>CCD</sub>	V
IIL	LOW-level input current	V <sub>IL</sub> = 0.8 V	-1	-	-	μA
IIH	HIGH-level input current	V <sub>IH</sub> = 2.0 V	_	_	1	μA
V <sub>I</sub> (ANALOG	INPUT VOLTAGE REFERENCED TO A	AGND)				
IIL	LOW-level input current	V <sub>I</sub> = V <sub>RB</sub> = 1.3 V	_	0	_	μA
. <u>-</u> I <sub>IH</sub>	HIGH-level input current	$V_{\rm I} = V_{\rm RT} = 3.67 \text{ V}$	_	35	_	μA
Zi	input impedance	f <sub>i</sub> = 4.43 MHz	_	8	_	kΩ
C <sub>i</sub>	input capacitance		_	5	_	pF
	voltages for the resistor ladde	er see Table 1	-1		-	
V <sub>RB</sub>	reference voltage BOTTOM		1.2	1.3	2.45	V
V <sub>RT</sub>	reference voltage TOP		3.2	3.67	V <sub>CCA</sub> - 0.8	V
V <sub>diff</sub>	differential reference voltage $V_{RT} - V_{RB}$		2.0	2.37	3.0	V
I <sub>ref</sub>	reference current	V <sub>RT</sub> – V <sub>RB</sub> = 2.37 V	_	9.7	_	mA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
R <sub>lad</sub>	resistor ladder		-	245	-	Ω
TC <sub>Rlad</sub>	temperature coefficient of the		_	1860	-	ppm
	resistor ladder		-	456	-	mΩ/K
V <sub>offset(B)</sub>	offset voltage BOTTOM	$V_{RT} - V_{RB} = 2.37$ V; note 2	-	175	-	mV
V <sub>offset(T)</sub>	offset voltage TOP	$V_{RT} - V_{RB} = 2.37$ V; note 2	-	175	-	mV
V <sub>i(p-p)</sub>	analog input voltage (peak-to-peak value)	note 3	1.70	2.02	2.55	V
Outputs						
DIGITAL OU	TPUTS D9 TO D0 AND IR (REFEREN	ICED TO OGND)				
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 1 mA	0	-	0.5	V
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = -1 mA	V <sub>CCO</sub> – 0.5	_	V <sub>CCO</sub>	V
l <sub>oz</sub>	output current in 3-state mode	$0.5 V < V_{o} < V_{CCO}$	-20	_	+20	μA
Switching	characteristics	•	•		•	
CLOCK INPL	JT CLK; see Fig.4; note 1					
f <sub>clk(max)</sub>	maximum clock frequency					
	TDA8763AM/3		30	_	_	MHz
	TDA8763AM/4		40	-	-	MHz
	TDA8763AM/5		50	-	-	MHz
t <sub>CPH</sub>	clock pulse width HIGH	full effective bandwidth	8.5	_	_	ns
t <sub>CPL</sub>	clock pulse width LOW	full effective bandwidth	5.5	_	_	ns
Analog sig	gnal processing					
LINEARITY						
INL	integral non-linearity	f <sub>clk</sub> = 40 MHz; ramp input	_	±0.8	±2.0	LSB
DNL	differential non-linearity	f <sub>clk</sub> = 40 MHz; ramp input	-	±0.5	±0.9	LSB
E <sub>offset</sub>	offset error	middle code; $V_{RB}$ = 1.3 V; $V_{RT}$ = 3.67 V	_	±1	_	LSB
E <sub>G</sub>	gain error (from device to device) using external reference voltage	V <sub>RB</sub> = 1.3 V; V <sub>RT</sub> = 3.67 V; note 4	-	±0.1	-	%

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
BANDWIDTH	H (f <sub>clk</sub> = 40 MHz)		•	-	_	-
В	analog bandwidth	full-scale sine wave; note 5	-	15	-	MHz
		75% full-scale sine wave; note 5	-	20	-	MHz
		small signal at mid-scale; V <sub>1</sub> = $\pm$ 10 LSB at code 512; note 5	-	350	-	MHz
t <sub>stLH</sub>	analog input settling time LOW-to-HIGH	full-scale square wave; see Fig.6; note 6	-	1.5	3.0	ns
t <sub>stHL</sub>	analog input settling time HIGH-to-LOW	full-scale square wave; see Fig.6; note 6	-	1.5	3.0	ns
HARMONICS	s (f <sub>clk</sub> = 40 MHz); see Figs 7 and 8	3				
$H_{\text{fund}(\text{FS})}$	fundamental harmonics (full-scale)	f <sub>i</sub> = 4.43 MHz	-	-	0	dB
$H_{all(FS)}$	harmonics (full-scale); all components	f <sub>i</sub> = 4.43 MHz				
	second harmonics		-	-75	-65	dB
	third harmonics		-	-72	-65	dB
THD	total harmonic distortion	f <sub>i</sub> = 4.43 MHz	-	-64	-	dB
SIGNAL-TO-	NOISE RATIO; see Figs 7 and 8; no	ote 7				
SNR <sub>FS</sub>	signal-to-noise ratio (full-scale)	without harmonics; $f_{clk} = 40 \text{ MHz};$ $f_i = 4.43 \text{ MHz}$	55	58	_	dB
EFFECTIVE	BITS; see Figs 7 and 8; note 7					
EB	effective bits	TDA8763AM/3; f <sub>clk</sub> = 30 MHz				
		f <sub>i</sub> = 4.43 MHz	_	9.4	_	bits
		f <sub>i</sub> = 7.5 MHz	-	9.1	-	bits
		TDA8763AM/4; f <sub>clk</sub> = 40 MHz				
		f <sub>i</sub> = 4.43 MHz	-	9.4	-	bits
		f <sub>i</sub> = 7.5 MHz	-	9.0	-	bits
		f <sub>i</sub> = 10 MHz	-	8.9	-	bits
		f <sub>i</sub> = 15 MHz	-	8.1	-	bits
		TDA8763AM/5; f <sub>clk</sub> = 50 MHz				
		f <sub>i</sub> = 4.43 MHz	-	9.3	-	bits
		f <sub>i</sub> = 7.5 MHz	-	8.9	-	bits
		$f_i = 10 \text{ MHz}$	-	8.8	-	bits
		f <sub>i</sub> = 15 MHz	-	8.0	-	bits

### TDA8763A

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
TWO-TONE;	; note 8		•		_	
TTIR	two-tone intermodulation rejection	f <sub>clk</sub> = 40 MHz	-	-69	-	dB
BIT ERROR	RATE					
BER	bit error rate		-	10 <sup>-13</sup>	-	times/ sample
DIFFERENT	IAL GAIN; note 9	•	•			ŀ
G <sub>diff</sub>	differential gain	f <sub>clk</sub> = 40 MHz; PAL modulated ramp	-	0.8	-	%
DIFFERENT	IAL PHASE; note 9					
φdiff	differential phase	f <sub>clk</sub> = 40 MHz; PAL modulated ramp	_	0.4	-	deg
Timing (f <sub>c</sub>	ı <mark>κ = 40 MHz; C<sub>L</sub> = 15 pF);</mark> see Fig	g.4; note 10	ł		•	ŀ
t <sub>ds</sub>	sampling delay time		-	3	-	ns
t <sub>h</sub>	output hold time		4	_	-	ns
t <sub>d</sub>	output delay time	V <sub>CCO</sub> = 4.75 V	-	10	13	ns
		V <sub>CCO</sub> = 3.15 V	-	12	15	ns
CL	digital output load capacitance		-	-	15	pF
3-state ou	<b>tput delay times;</b> see Fig.5					
t <sub>dZH</sub>	enable HIGH		-	5.5	8.5	ns
t <sub>dZL</sub>	enable LOW		-	12	15	ns
t <sub>dHZ</sub>	disable HIGH		-	19	24	ns
t <sub>dLZ</sub>	disable LOW		-	12	15	ns

Notes

1. In addition to a good layout of the digital and analog ground, it is recommended that the rise and fall times of the clock must not be less than 0.5 ns.

2. Analog input voltages producing code 0 up to and including code 1023:

- a)  $V_{offset(B)}$  (voltage offset BOTTOM) is the difference between the analog input which produces data equal to 00 and the reference voltage BOTTOM (V<sub>RB</sub>) at T<sub>amb</sub> = 25 °C.
- b)  $V_{offset(T)}$  (voltage offset TOP) is the difference between reference voltage TOP (V<sub>RT</sub>) and the analog input which produces data outputs equal to code 1023 at T<sub>amb</sub> = 25 °C.

### TDA8763A

- In order to ensure the optimum linearity performance of such converter architecture the lower and upper extremities of the converter reference resistor ladder (corresponding to output codes 0 and 1023 respectively) are connected to pins V<sub>RB</sub> and V<sub>RT</sub> via offset resistors R<sub>OB</sub> and R<sub>OT</sub> as shown in Fig.3.
  - a) The current flowing into the resistor ladder is  $I_{L} = \frac{V_{RT} V_{RB}}{R_{OB} + R_{L} + R_{OT}}$  and the full-scale input range at the converter,

to cover code 0 to code 1023, is  $V_{I} = R_{L} \times I_{L} = \frac{R_{L}}{R_{OB} + R_{L} + R_{OT}} \times (V_{RT} - V_{RB}) = \dot{0.852} \times (V_{RT} - V_{RB})$ 


b) Since R<sub>L</sub>, R<sub>OB</sub> and R<sub>OT</sub> have similar behaviour with respect to process and temperature variation, the ratio

 $\frac{RL}{ROB + RL + ROT}$  will be kept reasonably constant from device to device. Consequently variation of the output codes at a given input voltage depends mainly on the difference  $V_{RT} - V_{RB}$  and its variation with temperature and

supply voltage. When several ADCs are connected in parallel and fed with the same reference source, the matching between each of them is then optimized.

4. 
$$E_{G} = \frac{(V_{1023} - V_{0}) - V_{i(p-p)}}{V_{i(p-p)}} \times 100$$

- 5. The analog bandwidth is defined as the maximum input sine wave frequency which can be applied to the device. No glitches greater than 2 LSBs, neither any significant attenuation are observed in the reconstructed signal.
- 6. The analog input settling time is the minimum time required for the input signal to be stabilized after a sharp full-scale input (square wave signal) in order to sample the signal and obtain correct output data.
- Effective bits are obtained via a Fast Fourier Transform (FFT) treatment taking 8K acquisition points per equivalent fundamental period. The calculation takes into account all harmonics and noise up to half of the clock frequency (NYQUIST frequency). Conversion to signal-to-noise ratio: SINAD = ENOB × 6.02 + 1.76 dB.
- 8. Intermodulation measured relative to either tone with analog input frequencies of 4.43 MHz and 4.53 MHz. The two input signals have the same amplitude and the total amplitude of both signals provides full-scale to the converter.
- 9. Measurement carried out using video analyser VM700A, where the video analog signal is reconstructed through a digital-to-analog converter.
- Output data acquisition: the output data is available after the maximum delay time of t<sub>d(max)</sub>. For 50 MHz version it is recommended to have the lowest possible output load.



**TDA8763A** 


# 10-bit high-speed low-power ADC


#### **BINARY OUTPUT BITS TWO'S COMPLEMENT OUTPUT BITS** STEP IR V<sub>i(p-p)</sub> D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 U/F <1.475 1.475 . . . . . . . . . . • . 3.495 O/F >3.495


### Table 1Output coding and input voltage (typical values; referenced to AGND, V<sub>RB</sub> = 1.3 V, V<sub>RT</sub> = 3.67 V)


### Table 2 Mode selection


TC	ŌĒ	D9 to D0	IR
Х	1	high impedance	high impedance
0	0	active; twos complement	active
1	0	active; binary	active














# TDA8763A

### INTERNAL PIN CONFIGURATIONS






### APPLICATION INFORMATION



### PACKAGE OUTLINE



### SOLDERING

#### Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

#### **Reflow soldering**

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

#### Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320  $^\circ\text{C}.$ 

# TDA8763A

#### Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD			
PACKAGE	WAVE	REFLOW <sup>(1)</sup>		
BGA, SQFP	not suitable	suitable		
HLQFP, HSQFP, HSOP, HTSSOP, SMS	not suitable <sup>(2)</sup>	suitable		
PLCC <sup>(3)</sup> , SO, SOJ	suitable	suitable		
LQFP, QFP, TQFP	not recommended <sup>(3)(4)</sup>	suitable		
SSOP, TSSOP, VSO	not recommended <sup>(5)</sup>	suitable		

#### Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

#### DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### **Application information**

Where application information is given, it is advisory and does not form part of the specification.

#### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

TDA8763A

NOTES

TDA8763A

NOTES

TDA8763A

NOTES

# Philips Semiconductors – a worldwide company

Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Austria: Computerstr 6 A-1101 WIEN P.O. Box 213 Tel. +43 1 60 101 1248, Fax. +43 1 60 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 800 943 0087 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V, Tel. +45 33 29 3333, Fax. +45 33 29 3905 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 1 4099 6161, Fax. +33 1 4099 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 2353 60, Fax. +49 40 2353 6300 Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS, Tel. +30 1 489 4339/4239, Fax. +30 1 481 4240 Hungary: see Austria India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080 Ireland: Newstead, Clonskeagh, DUBLIN 14 Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 82785, Fax. +31 40 27 88399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO,

Tel. +47 22 74 8000, Fax. +47 22 74 8341

### Pakistan: see Singapore

**Philippines:** Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: Ul. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327

Portugal: see Spain

Romania: see Italy

Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,

Tel. +65 350 2538, Fax. +65 251 6500 Slovakia: see Austria

Slovenia: see Italy

**South Africa:** S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +27 11 470 5911, Fax. +27 11 470 5494

South America: Al. Vicente Pinzon, 173, 6th floor, 04547-130 SÃO PAULO, SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 821 2382

Spain: Balmes 22, 08007 BARCELONA, Tel. +34 93 301 6312, Fax. +34 93 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 5985 2000, Fax. +46 8 5985 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2741 Fax. +41 1 488 3263

Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2865, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. +90 212 279 2770, Fax. +90 212 282 6707

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381, Fax. +1 800 943 0087

Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 62 5344, Fax.+381 11 63 5777

Internet: http://www.semiconductors.philips.com

© Philips Electronics N.V. 1999

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

545004/750/03/pp24

Date of release: 1999 Jan 06

Document order number: 9397 750 04693

SCA61

Let's make things better.



