
Hex Inverter with Open Drain Outputs


The MC74HC05A contains six inverters with open drain outputs. The MC74HC05A is identical to the MC74HC04A, except for the open drain outputs. The outputs can be connected to other open drain outputs to implement active LOW wired–OR or active High wired–AND logic functions. The open drain outputs require pull–up resistors to perform correctly.

Features

- Output Drive Capability: 10 LSTTL Loads with Suitable Pull-up Resistor
- Outputs Directly Interface to CMOS, NMOS and TTL
- High Noise Immunity Characteristic of CMOS Devices
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1 μA
- In Compliance With the JEDEC Standard No. 7A Requirements
- Chip Complexity: 36 FETs or 9 Equivalent Gates
- These are Pb–Free Devices



Pinout: 14-Lead Packages (Top View)







ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS







FUNCTION TABLE

Outputs
Y
Н
L
•

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

A6 <u>13</u>

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	– 0.5 to + 7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V_CC + 0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V_CC + 0.5	V
l _{in}	DC Input Current, per Pin	± 20	mA
I _{out}	DC Output Current, per Pin	± 25	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	± 50	mA
P _D	Power Dissipation in Still Air, Plastic DIP† SOIC Package† TSSOP Package†	750 500 450	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds Plastic DIP, SOIC or TSSOP Package	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

*This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

†Derating – Plastic DIP: – 10 mW/°C from 65° to 125°C

SOIC Package: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V _{CC}	V
T _A	Operating Temperature, All Package Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time $V_{CC} = 2.0 \text{ V}$ (Figure 1) $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	0 0 0	1000 500 400	ns

DC CHARACTERISTICS (Voltages Referenced to GND)


			V _{CC} V	Guaranteed Limit			
Symbol	Parameter	Condition		–55 to 25°C	≤ 85°C	≤125°C	Unit
V _{IH}	Minimum High-Level Input Voltage	$\begin{array}{l} V_{out} = 0.1V \text{ or } V_{CC} - 0.1V \\ \left I_{out} \right \leq 20 \mu A \end{array}$	2.0 4.5 6.0	1.50 3.15 4.20	1.50 3.15 4.20	1.50 3.15 4.20	V
V _{IL}	Maximum Low-Level Input Voltage	$\begin{array}{l} V_{out} = 0.1V \text{ or } V_{CC} - 0.1V \\ \left I_{out} \right \leq 20 \mu A \end{array} \end{array}$	2.0 4.5 6.0	0.50 1.35 1.80	0.50 1.35 1.80	0.50 1.35 1.80	V
V _{OL}	Maximum Low-Level Output Voltage	$\begin{array}{l} V_{out} = 0.1V \text{ or } V_{CC} - 0.1V \\ \left I_{out} \right \leq 20 \mu A \end{array} \end{array}$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$ \begin{array}{l} V_{in} = V_{IH} \text{ or } V_{IL} & \left I_{out} \right \leq 4.0 \text{mA} \\ \left I_{out} \right \leq 5.2 \text{mA} \end{array} $	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
l _{in}	Maximum Input Leakage Current	V _{in} = V _{CC} or GND	6.0	±0.1	±1.0	±1.0	μA
Icc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC} \text{ or } GND$ $I_{out} = 0\mu A$	6.0	1.0	10	40	μA
I _{OZ}	Maximum Three-State Leakage Current	Output in High-Impedance State $V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{out} = V_{CC} \text{ or } GND$	6.0	±0.5	±5.0	±10	μA


AC CHARACTERISTICS (C_L = 50pF, Input $t_r = t_f = 6ns$)

		V _{CC} Guaranteed Limit			nit		
Symbol	Parameter	VCC	–55 to 25°C	≤ 85°C	≤125°C	Unit	
t _{PLZ} , t _{PZL}	Maximum Propagation Delay, Input A or B to Output Y (Figures 1 and 2)	2.0 4.5 6.0	90 18 15	115 23 20	135 27 23	ns	
t _{THL}	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns	
C _{in}	Maximum Input Capacitance		10	10	10	pF	
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)		10	10	10	pF	

		Typical @ 25°C, V _{CC} = 5.0 V, V _{EE} = 0 V	
C _{PD}	Power Dissipation Capacitance (Per Buffer)*	4.0	pF

* Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.







*Includes all probe and jig capacitance

Figure 1. Switching Waveforms





*The expected minimum curves are not guarantees, but are design aids.



ORDERING INFORMATION


Device	Package	Shipping [†]		
MC74HC05ANG	PDIP-14 (Pb-Free)	25 / Rail		
MC74HC05ADG	SOIC-14 (Pb-Free)	55 / Rail		
MC74HC05ADR2G	SOIC-14 (Pb-Free)	2500 / Tape & Reel		
MC74HC05ADTR2G	TSSOP-14*			
MC74HC05AFG	SOEIAJ-14 (Pb-Free)	50 / Rail		
MC74HC05AFELG	SOEIAJ-14 (Pb-Free)	2000 / Tape & Reel		

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*This package is inherently Pb-Free.

PACKAGE DIMENSIONS

PDIP-14 CASE 646-06 **ISSUE P**



NOTES:
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: INCH.
 DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
 DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIM	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.715	0.770	18.16	19.56
В	0.240	0.260	6.10	6.60
С	0.145	0.185	3.69	4.69
D	0.015	0.021	0.38	0.53
F	0.040	0.070	1.02	1.78
G	0.100) BSC	2.54 BSC	
н	0.052	0.095	1.32	2.41
J	0.008	0.015	0.20	0.38
к	0.115	0.135	2.92	3.43
L	0.290	0.310	7.37	7.87
М		10 °		10 °
Ν	0.015	0.039	0.38	1.01

http://onsemi.com 5

PACKAGE DIMENSIONS

TERMINAL NUMBERS ARE SHOWN FOR

INCHES

0.252 BSC

0 ° 8

MILLIMETERS

Α

D

L

М 0 °

DIM MIN MAX MIN MAX 4.90 5.10 0.193 0.200

 B
 4.30
 4.50
 0.169
 0.177

 C
 --- 1.20
 --- 0.047

F 0.50 0.75 0.020 0.030
 G
 0.65 BSC
 0.026 BSC

 H
 0.50
 0.60
 0.020
 0.024
 J 0.09 0.20 0.004 0.008

J1 0.09 0.16 0.004 0.006
 K
 0.19
 0.30
 0.007
 0.012


 K1
 0.19
 0.25
 0.007
 0.010

 L
 0.40
 0.000
 0.007
 0.010

8 °


6.40 BSC

0.05 0.15 0.002 0.006



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILC does not convey any license under its patent rights or the rights of others. SCILC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications. intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

INCHES

MIN MAX

0.050 BSC

0.009

7

8.75 0.337 0.344

1.75 0.054 0.068

0

0.25 0.004

7

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative