

October 1987 Revised January 1999

MM74C174 Hex D-Type Flip-Flop

General Description

The MM74C174 hex D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. All have a direct clear input. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clear is independent of clock and accomplished by a low level at the clear input. All inputs are protected by diodes to $\rm V_{CC}$ and GND.

Features

■ Wide supply voltage range: 3.0V to 15V

■ Guaranteed noise margin: 1.0V

■ High noise immunity: 0.45 V_{CC} (typ.)

■ Low power TTL compatibility: Fan out of 2 driving 74L

Ordering Code:

Order Number	Package Number	Package Description
MM74C174M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74C174N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Connection Diagram


Top View


Pin Assignments for DIP and SOIC


Truth Table

Inputs			Output
Clear	Clock	D	Q
L	Х	Х	L
Н	1	Н	Н
Н	1	L	L
Н	L	Х	Q

Logic Diagrams







Absolute Maximum Ratings(Note 1)

 $\begin{array}{lll} \mbox{Voltage at Any Pin} & -0.3\mbox{V to V}_{\mbox{CC}} + 0.3\mbox{V} \\ \mbox{Operating Temperature Range} & -40\mbox{°C to } + 85\mbox{°C} \\ \mbox{Storage Temperature Range} & -65\mbox{°C to } + 150\mbox{°C} \\ \mbox{} \end{array}$

Power Dissipation (P_D)

 $\begin{array}{cc} \text{Dual-In-Line} & 700 \text{ mW} \\ \text{Small Outline} & 500 \text{ mW} \\ \text{Operating V}_{\text{CC}} \text{ Range} & 3.0 \text{V to } 15 \text{V} \\ \end{array}$

 $\label{eq:continuous} \mbox{Absolute Maximum V_{CC}} \mbox{ 18V} \\ \mbox{Lead Temperature} \mbox{}$

(Soldering, 10 seconds) 260°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics table provides conditions for actual device operation.

DC Electrical Characteristics

Min/Max limits apply across temperature range unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO	CMOS	.		J		
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 5V	3.5			V
		V _{CC} = 10V	8.0			V
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 5V			1.5	V
		V _{CC} = 10V			2.0	V
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 5V$, $I_{O} = -10 \mu A$	4.5			V
		$V_{CC} = 10V, I_{O} = -10 \mu A$	9.0			V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5V$, $I_{O} = 10 \mu A$			0.5	V
		$V_{CC} = 10V$, $I_{O} = 10 \mu A$			1.0	V
I _{IN(1)}	Logical "1" Input Current	V _{CC} = 15V, V _{IN} = 15V		0.005	1.0	μА
I _{IN(0)}	Logical "0" Input Current	V _{CC} = 15V, V _{IN} = 0V	-1.0	-0.005		μА
I _{CC}	Supply Current	V _{CC} = 15V		0.05	300	μА
CMOS/LP1	ITL INTERFACE	•	•	<u> </u>	U	.4
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 4.75V	V _{CC} -1.5			V
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 4.75V			0.8	V
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 4.75V, I_{O} = -360 \mu A$	2.4			V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 4.75V$, $I_{O} = 360 \mu A$			0.4	V
OUTPUT D	PRIVE (See Family Characteristics	Data Sheet) (short circuit current)				
I _{SOURCE}	Output Source Current	V _{CC} = 5V	-1.75	-3.3		mA
	(P-Channel)	$T_A = 25$ °C, $V_{OUT} = 0$ V				
I _{SOURCE}	Output Source Current	V _{CC} = 10V	-8.0	-15		mA
	(P-Channel)	$T_A = 25$ °C, $V_{OUT} = 0V$				
I _{SINK}	Output Sink Current	V _{CC} = 5V	1.75	3.6		mA
	(N-Channel)	$T_A = 25$ °C, $V_{OUT} = 0$ V				
I _{SINK}	Output Sink Current	V _{CC} = 5V	8.0	16		mA
	(N-Channel)	T _A = 25°C, V _{OUT} = 0V				

AC Electrical Characteristics (Note 2) $T_A = 25^{\circ}C$, $C_L = 50$ pF, unless otherwise noted


Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{pd}	Propagation Delay Time to a Logical	$V_{CC} = 5V$		150	300	ns
	"0" or Logical "1" from Clock to Q	V _{CC} = 10V		70	110	ns
t _{pd}	Propagation Delay Time to	V _{CC} = 5V		110	300	ns
	a Logical "0" from Clear	V _{CC} = 10V		50	110	ns
t _{S1} , t _{S0}	Time Prior to Clock Pulse that	V _{CC} = 5V	75			ns
	Data Must be Present	V _{CC} = 10V	25			ns
t _{H1} , t _{H0}	Time after Clock Pulse	$V_{CC} = 5V$	0	-10		ns
	that Data Must be Held	V _{CC} = 10V	0	-5.0		ns
t _W	Minimum Clock Pulse Width	V _{CC} = 5V		50	250	ns
		V _{CC} = 10V		35	100	ns
t _W	Minimum Clear Pulse Width	$V_{CC} = 5V$		65	140	ns
		$V_{CC} = 10V$		35	70	ns
t _r , t _f	Maximum Clock Rise and	V _{CC} = 5V	15	>1200		μs
	Fall Time	V _{CC} = 10V	5.0	>1200		μs
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 5V$	2.0	6.5		MHz
		V _{CC} = 10V	5.0	12		MHz
C _{IN}	Input Capacitance	Clear Input (Note 3)		11		pF
		Any Other Input		5.0		pF
C _{PD}	Power Dissipation Capacitance	Per Package (Note 4)		95		pF

Note 2: AC Parameters are guaranteed by DC correlated testing.


Note 3: Capacitance is guaranteed by periodic testing.


Note 4: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics Application Note

AC Test Circuit




Switching Time Waveforms





16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com