Dynamic dv/dt Rating

175℃ Operating Temperature

Fast Switching

Ease of Paralleling

Simple Drive Requirements

Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.

Absolute Maximum Ratings

	Parameter	**Max.**	**Units**
I_D @ Tc=25℃	Continuous Drain Current, V_{GS}@ 10V	10	A
I_D @ Tc=100℃	Continuous Drain Current, V_{GS}@ 10V	7.2	
I_{DM}	Pulsed Drain Current ①	40	
P_D@ Tc=25℃	Power Dissipation	43	W
	Linear Derating Factor	0.29	W/℃
V_{GS}	Gate-to-Source Voltage	±20	V
E_{AS}	Single Pulse Avalanche Energy ②	47	mJ
dv/dt	Peak Diode Recovery dv/dt ③	4.5	V/ns
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to +175	℃
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf•in (1.1 N•m)	

Thermal Resistance

	Parameter	**Min.**	**Typ.**	**Max.**	**Units**
$R_{\Theta JC}$	Junction-to-Case	-	-	3.5	℃/W
$R_{\Theta CS}$	Case-to-Sink, Flat, Greased Surface	-	0.50	-	
$R_{\Theta JA}$	Junction-to-Ambient	-	-	62	

Electrical Characteristics @ T_J=25℃ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	60	-	-	V	V_{GS}=0V, I_D=250μA
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	-	0.063	-	V/°C	Reference to 25°C, I_D=1mA
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	-	-	0.20	Ω	V_{GS}=10V, I_D=6.0A ④
$V_{GS(th)}$	Gate Threshold Voltage	2.0	-	4.0	V	V_{DS}=V_{GS},I_D=250μA
gfs	Forward Transconductanc3	2.4	-	-	S	V_{DS}=25V, I_D=6.0A ④
I_{DSS}	Drain-to-Source Leakage Current	-	-	25	μA	V_{DS}=60V, V_{GS}=0V
		-	-	250		V_{DS}=48V, V_{GS}=0V, T_J=150°C
I_{GSS}	Gate-to-Source Forward Leakage	-	-	100	nA	V_{GS}=20V
	Gate-to-Source Reverse Leakge	-	-	-100		V_{GS}=-20V
Qg	Total Gate Charge	-	-	11	nC	I_D=10A
Qgs	Gate-to-Source Charge	-	-	3.1		V_{DS}=48V
Qgd	Gate-to-Drain (“Miller”) Charge	-	-	5.8		V_{GS}=10V See Fig. 6 and 13 ④
$t_{d(on)}$	Turn-Off Delay Time	-	10	-	nS	V_{DD}=30V
tr	Fall Time	-	50	-		I_D=10A
$t_{d(off)}$	Internal Drain Inductance	-	13	-		R_G=24Ω
tf	Fall Time	-	19	-		R_D=2.7Ω See Figure 10 ④
LD	Internal Drain Inductance	-	4.5	-	nH	Between lead, 6mm (0.25in.) from package and center of die contact 
Ls	Internal Source Inductance	-	7.5	-		
Ciss	Input Capacitance	-	300	-	pH	V_{GS}=0V
Coss	Output Capacitance	-	160	-		V_{DS}=25V
Crss	Reverse Transfer Capacitance	-	29	-		f=1.0MHz See Figure 5

Source-Drain Ratings and characteristics

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
Is	Continuous Source Current (Body Diode)	-	-	10	A	MOSFET symbol showing the intergral reverse p-n junction diode. 
I_{SM}	Pulsed Source Current (Body Diode) ①	-	-	40		
V_{SD}	Diode Forward Voltage	-	-	1.6	V	T_J=25°C, I_S=10A, V_{GS}=0V ④
trr	Reverse Recovery Time	-	70	140	ns	TJ=25°C, IF=10A
Qrr	Reverse Recovery Charge	-	0.20	0.40	μC	di/dt=100A/μA ④
ton	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominate by L_S+L_D)				

Notes:

①Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)

②V_{DD}=25V, starting T_J=25°C, L=548μH, R_G=25Ω, I_{AS}=10A (See Figure 12)

③ I_{SD}≤10A, di/dt ≤ 90A/μs, V_{DD}≤$V_{(BR)DSS}$, T_J≤ 175°C

④ Pulse width ≤ 300μs; duty cycle ≤ 2%.



Fig 1. Typical Output Characteristics, T_C=25°C



Fig 2. Typical Output Characteristics, Tc=175°C



Fig 3. Typical Transfer Characteristics



Fig 4. Normalized On=Resistance Vs. Temperature



Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage



Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage



Fig 7. Typical Source-Drain Diode Forward Voltage



Fig 8. Maximum Safe Operating Area



Fig 9. Maximum Drain Current Vs. Case Temperature



Fig 10a. Switching Time Test Circuit



Fig 10b. Switching Time Waveforms



Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case



Fig 12a. Unclamped Inductive Test Circuit



Fig 12b. Unclamped Inductive Waveforms



Fig 13a . Basic Gate Charge Waveform



Fig 12c. Maximum Avalanche Energy Vs. Drain Current



Fig 13b. Gate Charge Test Circuit